![Sony MV-700HR Service Manual Download Page 48](http://html.mh-extra.com/html/sony/mv-700hr/mv-700hr_service-manual_404575048.webp)
48
MV-700HR
Pin No.
Pin Name
I/O
Description
175
DVSS
-
Ground terminal
176
MS_SDIO
I/O
Two-way data bus with a memory stick
177
MS_BS
O
Bus state signal output to a memory stick
178
SO
I
Serial data input from the system controller
179
SCK
I
Serial data transfer clock signal input from the system controller
180, 181
RD23, RD22
I/O
Two-way data bus terminal Not used
182
DVDD3
-
Power supply terminal (+3.3V)
183 to 188
RD21 to RD16
I/O
Two-way data bus terminal Not used
189
DACVDDC
-
Power supply terminal (+3.3V)
190
VREF
-
For bandgap reference voltage terminal
191
FS
-
Full scale adjustment terminal
192
YUV0/CIN
O
Video data (bit 0) output or compensation capacitor connecting terminal Not used
193
DACVSSC
-
Ground terminal
194
YUV1/Y
O
Video data (bit 1) output or luminance signal output terminal Not used
195
DACVDDB
-
Power supply terminal (+3.3V)
196
YUV2/C
O
Video data (bit 2) output or chroma signal output terminal Not used
197
DACVSSB
-
Ground terminal
198
YUV3/CVBS
O
Video signal output terminal
199
DACVDDA
-
Power supply terminal (+3.3V)
200
YUV4/G
O
Video data (bit 4) output or green (RGB) signal output or luminance signal output terminal
Not used
201
DACVSSA
-
Ground terminal
202
YUV5/B
O
Video data (bit 5) output or blue (RGB) signal output or CB (component video) signal output
terminal Not used
203
YUV6/R
O
Video data (bit 6) output or red (RGB) signal output or CR (component video) signal output
terminal Not used
204
DVDD3
-
Power supply terminal (+3.3V)
205
VSYNC
I
Vertical synchronize signal input terminal Not used
206
YUV7
O
Video data (bit 7) output terminal Not used
207
HSYNC
I
Horizontal synchronize signal input terminal Not used
208
SPMCLK
I
SPDIF digital audio data transfer clock signal input terminal Not used
209
SPDATA
I
SPDIF digital audio data input terminal Not used
210
SPLRCK
I
SPDIF digital audio L/R sampling clock signal input terminal Not used
211
SPBCK
I
SPDIF digital audio bit clock signal input terminal Not used
212
DVDD3
-
Power supply terminal (+3.3V)
213
ALRCK
O
L/R sampling clock signal output to the D/A converter
214
ABCK
O
Bit clock signal (2.8224 MHz) output to the D/A converter
215
ACLK
O
Serial data transfer clock signal output to the D/A converter
216
DVSS
-
Ground terminal
217
ASDATA0
O
Serial data output to the D/A converter
218 to 220
ASDATA1 to
ASDATA3
O
Serial data output terminal Not used
221
DVDD18
-
Power supply terminal (+1.8V)
222
ASDATA4
O
Not used
223
DVSS
-
Ground terminal
224
MC_DATA
I
Serial data input terminal Not used
225
SPDIF
O
SPDIF digital audio signal output terminal
226
RFGND18
-
Ground terminal