![Sony MDS-M9 Service Manual Download Page 29](http://html.mh-extra.com/html/sony/mds-m9/mds-m9_service-manual_412049029.webp)
— 51 —
I/O
Function
Pin Name
Pin No.
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
WFCK clock (7.35 kHz) signal output
(Playback: EFM decoder PLL. Recording: EFM encoder PLL)
“H”: Opens playback EFM frame sync protection window Not used in this unit (Opened)
“H”: Playback EFM sync and interpolation protection timing match
Not used in this unit (Opened)
EFM decoder PLL clock output (98 fs=4.3218 MHz)
Falling edge and EFM signal edge match
EFM signal output (Recording)
Internal RAM overflow detection signal output (decoder monitor output)
Outputs “H” when the disc rotation exceeds
±
4F jitter margin during playback
Not used in this unit (Opened)
Digital-in PLL oscillation input. Not used in this unit (Opened)
Test pin (Fixed at “L”)
Digital-in PLL phase comparison output
Internal VCO: (Frequency: Low
n
“H”). External VCO: (Frequency: Low
n
“L”)
Ground pin (Digital)
Digital-in PLL internal VCO control voltage input
Filter input when digital-in PLL internal VCO is used
Filter output when digital-in PLL internal VCO is used
Power supply pin (+5V) (Analog )
Playback EFM full-swing output (L=VSS, H=VDD)
Playback EFM asymmetry comparate voltage input
Playback EFM asymmetry circuit constant current input
Inputs playback EFM RF signal from CXA1981AR (IC101)
Ground pin (Analog )
Decoder PLL master clock PLL VCO control voltage input
Decoder PLL master clock PLL phase comparison output
Decoder PLL master clock PLL filter input
Decoder PLL master clock PLL filter output
Inputs peak hold signal for light amount signal from CXA1981AR (IC101)
Inputs bottom hold signal for light amount signal from CXA1981AR (IC101)
Light amount signal from CXA1981AR (IC101)
Input of focus error signal from CXA1981AR (IC101)
Input of auxiliary signal from CXA1981AR (IC101)
Input of middle point voltage (+2.5V) from CXA1981AR (IC101)
A/D converter input signal monitor output
Test input (Fixed at “L”)
Power supply pin (+5V) (Analog)
A/D converter operation range upper limit voltage input (Fixed at “H”)
A/D converter operation range lower limit voltage input (Fixed at “L”)
Ground pin (Analog)
Input of sled error signal from CXA1981AR (IC101)
Input of tracking error signal from CXD1981AR (IC101)
Auxiliary input pin 2. Not used in this unit. (Fixed at “L”)
Connected to Ground pin
Laser APC input. Not used in this unit (Fixed at “L”)
O
O
O
O
O
O
I
I
O (3)
—
I (A)
I (A)
O (A)
—
O
I (A)
I (A)
I (A)
—
I (A)
O (3)
I (A)
O (3)
I (A)
I (A)
I (A)
I (A)
I (A)
I (A)
O (A)
I (A)
—
I (A)
I (A)
—
I (A)
I (A)
I (A)
I (A)
I (A)
WFCK
GTOP
GFS
XPLCK
EFMO
RAOF
MVCI
TEST2
DIPD
DVSS
DICV
DIFI
DIFO
AVDD
ASYO
ASYI
BIAS
RFI
AVSS
CLTV
PCO
FILI
FILO
PEAK
BOTM
ABCD
FE
AUX1
VC
ADIO
TEST3
AVDD
ADRT
ADRB
AVSS
SE
TE
AUX2
DCHG
APC