HT-CT180
HT-CT180
28
28
• IC Block Diagrams
– MAIN Board –
U2, 3 EUP3482ADIR1
U4 AS1117
U531 TOP256EN
U21, 22 74LVC1G3157GV
U11 AK5358A
U5 M12L64164A-7T
L(U)DQM
DQ
Mode
Register
Control Logic
Column
Address
Buffer
&
Refresh
Counter
Row
Address
Buffer
&
Refresh
Counter
Bank D
Row Decode
r
Bank A
Bank B
Bank C
Sense Amplifier
Column Decoder
Data Control Circuit
Latch Circuit
Input & Out
put
Buf
fer
Address
Clock
Generator
CLK
CKE
Command Deco
der
CS
RAS
CAS
WE
B0
B1
6
4
S
A
1
3
6+87'2:1
$8725(67$57
&/2&.
&21752//('
785121
*$7('5,9(5
&855(17/,0,7
&203$5$725
,17(51$/89
&203$5$725
,17(51$/
6833/<
9
9
6285&(6
6285&(6
6
5
4
'
0$;
6723 62)7
67$57
&21752/&
92/7$*(
021,7 259
)5(48(1&<
)
9
,
)%
9
=
&
9
&
/($',1*
('*(
%/$1.,1*
¹
+<67(5(7,&
7+(50$/
6+87'2:1
6+8175(*8/$725
(5525$03/,),(5
'5$,1'
212))
'&
0$;
'&
0$;
NN
29
89
293
9
9 ,/,0,7
&855(17
/,0,7
$'-867
9
%*
9
7
/,1(
6(16(
62)767$57
2))
)5('8&7,21
)5('8&7,21
6723/2*,&
(;7(51$/
&855(17
/,0,7;
26&,//$725
:,7+-,77(5
3:0
.
36833(5
.
36/2:(5
62)767$57
,
)%
,
36833(5
,
36/2:(5
.
36833(5
.
36/2:(5
