![background image](http://html.mh-extra.com/html/sony/hcd-vx3a/hcd-vx3a_service-manual_420906056.webp)
56
Pin No.
Pin Name
I/O
Function
• VIDEO(2/3)BOARD IC505 CD DECODER, SYSTEM CONTROL (CL680T-D1)
1
NC
–
Not used
2
VSS
–
Ground
3
CD-BCK
I
CD Decode bit clock
4
CD-DATA
I
CD Decode data
5
CD-LRCK
I
CD Decode Left or Right channel selection clock
6
CD-C2PO
I
CD Decode C2 error data
7
NC
–
Not used
8
NC
–
Not used
9
NC
–
Not used
10
MD0
I/O
Data bus between Microcode ROM/DRAM and CL680
11
MD1
I/O
Data bus between Microcode ROM/DRAM and CL680
12
MD2
I/O
Data bus between Microcode ROM/DRAM and CL680
13
MD3
I/O
Data bus between Microcode ROM/DRAM and CL680
14
MD4
I/O
Data bus between Microcode ROM/DRAM and CL680
15
MD5
I/O
Data bus between Microcode ROM/DRAM and CL680
16
VSS
–
Ground
17
MD6
I/O
Data bus between Microcode ROM/DRAM and CL680
18
VDD3
–
+3.3V Power supply
19
MD7
I/O
Data bus between Microcode ROM/DRAM and CL680
20
VSS
–
Ground
21
MD8
I/O
Data bus between Microcode ROM/DRAM and CL680
22
VDD3
–
+3.3V Power supply
23
MD9
I/O
Data bus between Microcode ROM/DRAM and CL680
24
MD10
I/O
Data bus between Microcode ROM/DRAM and CL680
25
MD11
I/O
Data bus between Microcode ROM/DRAM and CL680
26
MD12
I/O
Data bus between Microcode ROM/DRAM and CL680
27
MD13
I/O
Data bus between Microcode ROM/DRAM and CL680
28
MD14
I/O
Data bus between Microcode ROM/DRAM and CL680
29
MD15
I/O
Data bus between Microcode ROM/DRAM and CL680
30
NC
–
Not used
31
NC
–
Not used
Chip enable signal to Microcode ROM
Write enable signal to DRAM
Column address strove : Latch the column address to DRAM
41
VDD3
–
+3.3V power supply
42
RAS0
O
Row address strove : Latch row address to DRAM
43
RAS1
–
Not used
44
MA10
O
Address data from CL680 to Microcode ROM
45
MA9
O
Address data from CL680 to Microcode ROM
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299