![background image](http://html.mh-extra.com/html/sony/hcd-v8800/hcd-v8800_service-manual_420892042.webp)
— 91 —
• IC701 MECHANISM CONTROL (HD6433032SK12F)/VIDEO board
Function
Input/output terminal exchanging data bus 0 with IIC interface (IC901)
Input/output terminal exchanging data bus 1 with IIC interface (IC901)
Input/output terminal exchanging data bus 2 with IIC interface (IC901)
Input/output terminal exchanging data bus 3 with IIC interface (IC901)
Outputs command acknowledge to IIC interface (IC901)
Outputs command output pulses to IIC interface (IC901)
Serial data latch pulse output to Video D/A converter (IC401)
Serial data latch pulse output to Audio D/A converter (IC101)
Not used
Sub Q 80bit input (CXD2545Q)
SQSO readout clock output (CXD2545Q)
Ground
Data bus input/output (IC201, 751)
Connect to the power supply (+5V)
Address bus output (IC201, 751)
Ground
Address bus output (IC201, 751)
Address bus output (Not used)
Addres bus output (IC772)
Address bus output (Not used)
BUS control wait input (IC201)
Operation mode setting terminal (Connected to +5V)
Operation mode setting terminal (Connected to ground)
System clock output (Not used)
Shifts to the hardware standby mode when the standby terminal becomes “Low”.
(Unable to use H level fixed) (Connected to +5V)
Set into reset when the reset input pin becomes “Low”. (IC901)
Requests mask disable interruption. (Unable to use H level fixed) (Connected to +5V)
Ground
Connected to the Crystal oscillator. The EXTAL pin is also able to input external clocks.
(10 MHz)
Connected to the Crystal oscillator. (10 MHz)
Power supply (+5V)
When the address strobe pin is “Low”, indicates that address outputs on the address bus
are valid. (IC772)
When the read pin is “Low”, indicates that the external addresses space is in the read state.
(IC201, 751)
When the read pin is “Low”, indicates that the external addresses space is in the write
state and the data bus are valid. (IC201, 751)
Reset output (Not used)
A/D converter (Pin62-69) ground
Color-bar test input (“L” = test)
AFADJ test input (“L” = test)
ADJ test input (“L” = test)
Internal state (SENSE) monitor input (CXD2545Q)
Audio D/A converter select mode setting terminal (Connected to +5V)
NTSC/PAL output mode setting terminal (0V : NTSC, 1.5V : AUTO, 3V : PAL)
Ground
Not used
A/D converter (Pin62-69) reference voltage input (Connected to +5V)
I/O
I/O
I/O
I/O
I/O
O
O
O
O
–
I
O
–
I/O
–
O
–
O
O
O
O
I
I
I
O
I
I
I
–
I
I
–
O
O
O
O
–
I
I
I
I
I
I
–
I
I
Pin Name
CMD0
CMD1
CMD2
CMD3
SACK
QINT
VDAC-XLAT
DF-XLAT
P90/TXD
SUBQ
SQCK
V
SS
D0 to D7
V
CC
A0 to A7
V
SS
A8 to A12
A13 to A16
A17, A18
A19
WAIT
MD0
MD1
φ
STBY
RESET
NM1
V
SS
EXTAL
XTAL
V
CC
AS
RD
WR
RESO
AV
SS
TEST0
TEST1
TE
SENS
DAC-SELECT
NPIN
VSS
VREQ
VREF
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13 to 20
21
22 to 29
30
31 to 35
36 to 39
40, 41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67