![Sony HCD-V5500 Service Manual Download Page 25](http://html.mh-extra.com/html/sony/hcd-v5500/hcd-v5500_service-manual_1324543025.webp)
— 63 —
Pin No.
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
I/O
O
O
O
O
O
O
O
O
—
O
O
O
O
O
O
O
O
—
O
O
O
O
O
O
O
O
—
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
—
I
I
I
I
—
I
Description
[MSB]
R (Cb/Cr) output 0–7
[LSB]
Power supply (+5V)
[MSB]
G (Y) output 0–7
[LSB]
Power supply (+5V)
[MSB]
B output 0–7 (Not used)
[LSB]
Ground
H SYNC output (Not used)
V SYNC output (Not used)
Composit blanking output (Not used)
Composit SYNC output (Not used)
Profile cooperation effect level control
Profile cooperation effect level control
Test pin (Connect to ground)
Test pin (Connect to +5V)
Profile cooperation correction band control
Matrix select Y/C, RGB (Connect to ground)
Profile cooperation correction band control
Noise reducer on/off (L: off, H: on)
Noise reducer level select
0: weak –3: strong (Not used)
NR feedback coefficient user processor select (Connect to +5V)
Power on reset
Ground
Composit SYNC input (Connect to ground)
Composit blanking input (Connect to +5V)
V SYNC input
H SYNC input
Power supply (+5V)
Dot clock input (13.5MHz)
Pin Name
C/RO0
C/RO1
C/RO2
C/RO3
C/RO4
C/RO5
C/RO6
C/RO7
VDD
Y/GO7
Y/GO6
Y/GO5
Y/GO4
Y/GO3
Y/GO2
Y/GO1
Y/GO0
VDD
BO0
BO1
BO2
BO3
BO4
BO5
BO6
BO7
VSS
HSYO
VSYO
CBLO
CSYO
HAPGAIN0
HAPGAIN1
TEST
TEN
HAPBPF0
IFSEL 1
HAPBPF1
NRON
LEVEL 0
LEVEL 1
FNR UFRZ
XRST
VSS
CSYI
CBLI
VSYI
HSYI
VDD
DCLKI