![background image](http://html.mh-extra.com/html/sony/hcd-v4800/hcd-v4800_service-manual_420889029.webp)
– 29 –
Pin No.
Pin Name
I/O
Function
47
STBY
I
Hardware standby signal input terminal (fixed at “H”)
48
RESET
I
Reset signal input from the IIC interface controller (IC901) “L”: reset
49
NMI
I
Non-maskable interrupt input terminal (fixed at “H”)
50
VSS
—
Ground terminal
51
EXTAL
O
System clock output terminal (10 MHz)
52
XTAL
I
System clock input terminal (10 MHz)
53
VCC
—
Power supply terminal (+5V)
54
AS
O
Address strobe signal output to the MPEG audio/video decoder (IC201)
Used for chip select signal output to the MPEG audio/video decoder (IC201)
55
RD
O
Data reading strobe signal output to the S-RAM (IC751)
56
WR
O
Data writing strobe signal output to the MPEG audio/video decoder (IC201) and S-RAM
(IC751)
57
RESO
O
Reset signal output terminal Not used (open)
58
AVSS
—
Ground terminal (for A/D conversion)
59
TEST0
I
Setting terminal for the test (color bar mode) Normally: “H”
60
TEST1
I
Setting terminal for the test (E-F balance mode) Normally: “H”
61
TE
I
Setting terminal for the test (E-F balance mode) Normally: “H”
62
SENS
I
Internal status (SENSE) signal input from the CXD2545Q (IC101)
63
DAC-SEL
I
Setting terminal of the D/A converter (fixed at “H”)
64
NPIN
I
Video system selection input from the system select switch (S9001)
“L”: PAL, “H”: NTSC, Middle: AUTO
65
VSS
—
Ground terminal
66
VREQ
I
Request signal input terminal Not used (fixed at “H”)
67
VREF
I
Reference voltage (+5V) input terminal
68
AVCC
—
Power supply terminal (for A/D conversion)
69
CHECK-LED
O
LED drive signal output for the self diagnosis indicator
Normally: LED on (“H” output), Error: LED blinking
70
XHIRQ
I
Interruption request signal input from the MPEG audio/video decoder (IC201)
71
SCOR
I
Sub-code sync (S0+S1) detection signal input from the CXD2545Q (IC101)
72
MREQ
I
Communication request signal input from the IIC interface controller (IC901)
73
DATA
O
Serial data output to the CXD2545Q (IC101), D/A converter/digital filter (IC101), and video
D/A converter (IC401)
74
AMUTE
O
Mute control signal output to the CXD2545Q (IC101) and D/A converter/digital filter (IC101)
75
LDON
O
Laser on/off selection signal output to the CXA1821M (IC103) “H”: laser on
76
XLT
O
Serial data latch pulse output to the CXD2545Q (IC101)
77
SCLK
O
Serial data transfer clock signal output to the CXD2545Q (IC101)
78
CLK
O
Serial data transfer clock signal output to the CXD2545Q (IC101), D/A converter/digital filter
(IC101), and video D/A converter (IC401)
79
NR-SEL
I
Setting terminal of the video noise reduction (fixed at “H”)
80
—
—
Not used (open)