![background image](http://html.mh-extra.com/html/sony/hcd-rg221/hcd-rg221_service-manual_420845046.webp)
46
HCD-RG222
Pin No.
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
Pin Name
SBSO
EXCK
XRST
SYSM
D ATA
VSS
XLAT
CLOCK
VDD
SENS
SCLK
ATSK
WFCK
XUGF
XPCK
GFS
C2PO
SCOR
VDD
C4M
WDCK
COUT
NC
I/O
O
I
I
I
I
—
I
I
—
O
I
I/O
O
O
O
O
O
O
—
O
O
I/O
—
Description
Subcode P to W serial output
SBSO readout clock input
System reset Reset when low
Mute input Muted when high
Serial data input from CPU
Internal digital ground
Latch input from CPU The serial data is latched at the falling edge
Serial data transfer clock input from CPU
Internal digital power supply
SENS output to CPU
SENS serial data readout clock input
Anti-shock input/output
WFCK output (Not used)
XUGF output (Not used)
XPCK output (Not used)
GFS output (Not used)
C2PO output (Not used)
High output when the subcode sync, S0 or S1, is detected
Internal digital power supply
4 2336MHz output (Not used)
Word clock output f = 2Fs (Not used)
Track number count signal input/output (Not used)
Not used
Summary of Contents for HCD-RG221
Page 20: ...20 HCD RG222 MEMO ...
Page 67: ...HCD RG222 67 MEMO ...