Sony HCD-FZ900KW, Service Manual

Page: 78 / 108

HCD-FZ900KW/FZ900M
78
DSP BOARD IC700 ADSST-AVR-1115 (DIGITAL AUDIO SIGNAL PROCESSOR)
Pin No. Pin Name I/O Description
1 VDDINT — Power supply terminal (+1.2V)
2, 3 CLKCFG0, CLKCFG1 I Clock frequency setting terminal
4, 5
BOOTCFG0,
BOOTCFG1
I Boot mode setting terminal for DSP
6 GND — Ground terminal
7 VDDEXT — Power supply terminal (+3.3V)
8 GND — Ground terminal
9 VDDINT — Power supply terminal (+1.2V)
10 GND — Ground terminal
11 VDDINT — Power supply terminal (+1.2V)
12 GND — Ground terminal
13 VDDINT — Power supply terminal (+1.2V)
14 GND — Ground terminal
15 FLAG0/INT_REQ O Interrupt status signal output to the main system control
16 FLAG1/DIR_ERR O PLL lock error signal and data error fl ag output to the main system control
17 AD7 I/O Two-way data bus and address signal output Not used. (Open)
18 GND — Ground terminal
19 VDDINT — Power supply terminal (+1.2V)
20 GND — Ground terminal
21 VDDEXT — Power supply terminal (+3.3V)
22 GND — Ground terminal
23 VDDINT — Power supply terminal (+1.2V)
24 to 26 AD6 to AD4 I/O Two-way data bus and address signal output Not used. (Open)
27 VDDINT — Power supply terminal (+1.2V)
28 GND — Ground terminal
29, 30 AD3, AD2 I/O Two-way data bus and address signal output Not used. (Open)
31 VDDEXT — Power supply terminal (+3.3V)
32 GND — Ground terminal
33, 34 AD1, AD0 I/O Two-way data bus and address signal output Not used. (Open)
35 WR O Data write enable signal output “L”: active Not used. (Open)
36, 37 VDDINT — Power supply terminal (+1.2V)
38 GND — Ground terminal
39 RD O Read strobe signal output “L”: active Not used. (Open)
40 ALE O Address latch enable signal output Not used. (Open)
41 to 43 AD15 to AD13 I/O Two-way data bus and address signal output Not used. (Open)
44 GND — Ground terminal
45 VDDEXT — Power supply terminal (+3.3V)
46 AD12 I/O Two-way data bus and address signal output Not used. (Open)
47 VDDINT — Power supply terminal (+1.2V)
48 GND — Ground terminal
49 to 52 AD11 to AD8 I/O Two-way data bus and address signal output Not used. (Open)
53 A16/DAI_P1 O Address signal output Not used. (Open)
54 VDDINT — Power supply terminal (+1.2V)
55 GND — Ground terminal
56, 57
A17/DAI_P2,
A18/DAI_P3
O Address signal output Not used. (Open)
58 GND — Ground terminal
59 VDDEXT — Power supply terminal (+3.3V)
60 VDDINT — Power supply terminal (+1.2V)
61 GND — Ground terminal
62 PF_CE/DAI_P4 I/O Chip enable signal input/output Not used. (Open)
63 SPI_MAS/DAI_P5 O Master/slave selection signal output “L”: DSP is master
64 FL/FR DPSOA/DAI_P6 O PCM audio signal output
65 SL/SR DPSOB/DAI_P7 O PCM audio signal output
66 VDDINT — Power supply terminal (+1.2V)