![background image](http://html.mh-extra.com/html/sony/hcd-dp900d/hcd-dp900d_service-manual_420616060.webp)
60
HCD-DP900D
Description
Pin Name
Pin No.
I/O
58
MOD0
I
Operation mode signal input (Not used)
59
EXLOCK
I
Lock signal input
60
VDDI
I
Power supply
61
VSS
—
Ground
62, 63
A17, A16
O
External memory address output (SRAM) (Not used)
64 to 66
A15 - A13
O
External memory address output (SRAM)
67
GP10
I/O
LRCK0
68
GP9 (DECODE)
O
DECODE
69
GP8 (AUDIO)
I
AUDIO
70
VDDI
I
Power supply
71
VSS
—
Ground
72 to 75
D15 - D12
I/O
External memory data input /output (general port)
76
VDDE
I
Power supply
77 to 80
D11 - D8
I/O
External memory data input /output (general port)
81
VSS
—
Ground
82 to 85
A9 - A12
O
External memory address output (SRAM)
86
TDO
O
Simple emulation data output (Not used)
87
TMS
I
Simple emulation data input start, end terminal (Not used)
88
XTRST
I
Simple emulation async BREAK signal input terminal (Not used)
89
TCK
I
Simple emulation clock signal input (Not used)
90
TDI
I
Simple emulation data input (Not used)
91
VSS
—
Ground
92 to 97
A8 - A3
O
External memory address output (SRAM)
98, 99
D7, D6
I/O
External memory data input/output (SRAM)
100
VDDI
I
Power supply
101
VSS
—
Ground
102 to 105
D5 - D2
I/O
External memory data input/output (SRAM)
106
VDDE
I
Power supply
107, 108
D1, D0
I/O
External memory data input/output (SRAM)
109, 110
A2, A1
O
External memory address output (SRAM)
111
VSS
—
Ground
112
A0
O
External memory address output (SRAM)
113
PM
I
PLL initialization input terminal
114, 115
SDI3, SDI4
I
Audio IF data input (Not used)
116
SYNC
I
Sync/async selection input (L : sync, H : async)
117 to 119
VSS
—
Ground
120
VDDI
I
Power supply
Summary of Contents for HCD-DP900D
Page 90: ...HCD DP900D MEMO ...