![background image](http://html.mh-extra.com/html/sony/cdp-ex770/cdp-ex770_service-manual_420236128.webp)
– 63 –
MAIN BOARD IC201 CXD8607N (A/D, D/A CONVERTER)
Pin No. Pin Name
I / O
Function
1
INRP
I
R-ch analog signal (+) input terminal
2
INRM
I
R-ch analog signal (–) input terminal
3
REFI
I
Reference voltage (+3.3V) input terminal (for A/D converter section)
4
AVDD
—
Power supply terminal (+5V) (for A/D converter section, analog system)
5
AVSS
—
Ground terminal (for A/D converter section, analog system)
6
APD
I
Power down detection input of the A/D converter section (for analog section) “L”: power down
7
NU
—
Not used (open)
8
NU
—
Not used (open)
9
TEST1
I
Input terminal for the test (fixed at “L”)
10
LRCK1
I
L/R sampling clock signal (44.1 kHz) input from the CXD2650R (IC121) (for A/D converter
section)
11
BCK1
I
Bit clock signal (2.8224 MHz) input from the CXD2650R (IC121) (for A/D converter section)
12
ADDT
O
Recording data output terminal
13
V35A
—
Power supply terminal (+3.3V) (for analog system)
14
VSS1
—
Ground terminal (for A/D converter section, digital system)
15
MCKI
I
Master clock (256Fs=11.2896 MHz) input of the A/D converter section
16
DPD
I
Reset signal input from the system controller (IC401) Reset signal is used as a detection signal of
power down to A/D converter section (digital section) “L”: reset (power down)
17
VSS2
—
Ground terminal (for D/A converter section, digital system)
18
RES
I
Reset signal input from the system controller (IC401)
Reset signal is used as a initialize signal to D/A converter section “L”: reset (initialize)
19
MODE
I
Writing data input from the system controller (IC401)
20
SHIFT
I
Serial clock signal input from the system controller (IC401)
21
XLATCH
I
Serial latch signal input from the system controller (IC401)
22
256CK
O
256Fs (11.2896 MHz) clock signal output terminal
23
V35D
—
Power supply terminal (+3.3V) (for digital system)
24
VSS2
—
Ground terminal (for D/A converter section, digital system)
25
512FS
O
512Fs (22.5792 MHz) clock signal output to the CXD2650R (IC121)
26
BCK2
I
Bit clock signal (2.8224 MHz) input from the CXD2650R (IC121) (for D/A converter section)
27
DADT
I
Playback data input terminal
28
LRCK2
I
L/R sampling clock signal (44.1 kHz) input from the CXD2650R (IC121) (for D/A converter
section)
29
VDD2
—
Power supply terminal (+5V) (for D/A converter section, digital system)
30
R1
O
R-ch PLM signal 1 output terminal
31
AVDDR
—
Power supply terminal (+5V) (for R-ch side D/A converter section, analog system)
32
R2
O
R-ch PLM signal 2 output terminal
33
AVSSR
—
Ground terminal (for R-ch side D/A converter section, analog system)
34
XVDD
—
Power supply terminal (+5V) (for X’tal system)
35
XOUT
O
System clock output terminal (22 MHz)
36
XIN
I
System clock input terminal (22 MHz)
37
XVSS
—
Ground terminal (for X’tal system)
38
AVSSL
—
Ground terminal (for L-ch side D/A converter section, analog system)
39
L2
O
L-ch PLM signal 2 output terminal
40
AVDDL
—
Power supply terminal (+5V) (for L-ch side D/A converter section, analog system)
41
L1
O
L-ch PLM signal 1 output terminal
42
VDD2
—
Power supply terminal (+5V) (for L-ch side D/A converter section, digital system)
Summary of Contents for CDP-EX770
Page 5: ... 3 SECTION 1 GENERAL This section is extracted from instruction manual ...
Page 6: ... 4 ...
Page 7: ... 5 ...
Page 15: ......
Page 16: ......
Page 17: ......
Page 31: ... 4 For Hong Kong Singapore models Hong Kong Singapore models AEP UK models For AEP UK models ...
Page 32: ... 5 AEP UK models only ...
Page 33: ... 6 ...
Page 51: ... 4 SECTION 2 GENERAL This section is extracted from instruction manual ...
Page 52: ... 5 ...
Page 53: ... 6 ...
Page 54: ... 7 ...
Page 55: ... 8 ...
Page 88: ... 7 SECTION 2 GENERAL This section is extracted from instruction manual ...
Page 89: ... 8 ...
Page 90: ... 9 ...
Page 91: ... 10 ...
Page 92: ... 11 ...
Page 93: ... 12 ...
Page 94: ... 13 ...
Page 95: ... 14 ...
Page 96: ... 15 ...
Page 97: ... 16 ...
Page 98: ... 17 ...
Page 99: ... 18 ...
Page 115: ......
Page 116: ......
Page 117: ......
Page 118: ......