
KDL-32CX525/40CX525
17
DIAGRAMS
27M
[HORUS3]
4M
[ASCOT2Sip]
[GAIA1a]
41M
0
0
[SEKITO2]
[LNBH23]
[MIC2005]
[TPS2553DBV]
[TPS2553DBV]
[GL850G]
[RTL8201E]
12M
One–
NAND
Muxed
2Gb
DDR3
–1333
2Gb
DDR3
–1333
2Gb
48M
32.76
8K
GND
[PST3629]
[LM75B]
[Sil9287B]
[D–510D]
[D–510D]
[NJU72011RB]
[NJU72040V]
H/L
Push
P
A
N
E
L
41M
Cable
Satellite
Aerial
HDMI1
(ARC)
HDMI2
HDMI3
HDMI4
CVBS
COMP
PC
HP/Line
Out
SPDIF
Main
SPEAKER
LNA
X’tal
SW
LNA
X’tal
Silicon
Tuner
Silicon
Tuner
X_SYSTEM1_RST
IF1
IF2
Zero-IF
27MHz
Ext Demod
IFAGC
Ext Demod
IFAGC
X’tal
TS1
DiSEqC_Out
DiSEqC_In
TS2
DDC
I2CB
DMD_RST
DMD_CLK_ENABLE1
DMD_CLK_ENABLE2
I2CB
Current
Limit
5V
MS
H Con.
USB4
BD
USB3
Wifi
Current
Limit
5V
USB2
USB1
5V
X_
SY
STE
M
1_
RS
T
USB
HUB
Crystal
Current
Limit
X_
SY
ST
EM
1_
R
ST
Ether
Ether
PHY
BACKLIGHT
LVDS_ODD
LVDS_EVEN
TCON
SA
_MODE/L
U
T_
SEL0
PE
M
_WDT/XBUSY/BI
NT
X_
PE
M
_RST/LUT_SEL2/X_FRC_RS
T
MO
DE_PEM/TCON_RDY
LU
T_
SE
L1
/X
_T
C
O
N
_R
ST
/L
R
_F
LA
G
T_
PA
N
EL
_S
EL
I2
C
_C
SYSTEM1_PWR
REG_12V
1.2V
DDC
1.5V
SYSTEM2_PWR
DDC
X’tal
X’tal
AC_MON
Reset
Reset
SYSTEM2_PWR
3.3V
DDC
REG_12V
2.5V
LDO
SYSTEM2_PWR
5V DDC
3.3V
LDO
3.4V
LDO
REG_12V
SYSTEM2_PWR
S1.8V
LDO
S1.2V
LDO
T-CON_VCC
REG12V
REG12V
STBY 3.3V
AUDIO_12V
AUDIO_12V
Po
w
er
BACKLIGHT_ON
DIMMER_DC
TCON-ON
MAIN_PWR
BACKLIGHT_MON
PFC_PWR
AC_MON
DIMMER2
Po
w
er
_C
on
tro
l
UARTA(LOG)
UARTD
PEM_LOG
MODE_PEM
UARTC(Hotel/ECS)
I2CA(Hotel_Clock)
Reset
SIRCS
TL-JIG
Hotel /E
C
S
Temp Sensor
Sircs
Temp
Sensor
SIRCS
I2CA
X_Hotel_PWR_CTRL
I2CA (EQSW, Temp Sensor, Hotel Clock)
I2CB (Ext Demod)
I2CC (Panel, RGB Sensor)
UARTA (LOG)
UARTB (RF-Remote)
UARTC (IR Blaster/ECS)
KEY
Light Sensor
Human Sensor
LED
Light_Sensor_Det
Human_Sensor_Det
STBY_LED
POWER_LED
TIMER_LED
PIC_MUTE_LED
REC_LED
Power_KEY
KEY
UARTE
DIMMER
DMD_CLK_ENABLE2
DIMMER_DC
LOGO
DEBUG_LED2
DEBUG_LED3
PANEL_PWR
DMD_CLK_ENABLE1
DMD_RST
X_WIFI_RST
HP_DET
SPDIF_SEL
HDMIEQ_INT
X_AUDIO_MON
D
C_
M
O
N
KE
Y
Light_Sensor_Det
H
um
an
_S
en
so
r_
D
et
PANEL_
SEL
BA
C
KL
IG
H
T_
M
O
N
PA
N
EL
_P
W
R
_D
et
STBY_LED
TIMER_L
ED
M
AIN
_P
W
R
M
AIN
_S
S_
M
O
N
SY
ST
EM
2_
PW
R
SY
ST
EM
1_
PW
R
PIC
_M
U
TE
_L
ED
AC
_M
O
N
PFC_MON
PO
W
ER
_K
EY
D
EB
U
G
_L
ED
1
X_
R
F_
R
ST
X_
HO
TE
L_
PW
R_
CTR
L
PO
W
ER
_L
ED
R
EC
_L
ED
X_
SY
ST
EM
1_
R
ST
PFC_PWR
X_
AUDIO
_MUTE1
X_
AUDIO
_MUTE2
BA
C
KL
IG
H
T_
O
N
N
M
I
PC
_C
O
N
_D
ET
VID
EO
A_
D
ET
VID
EO
B_
D
ET
C
R_
DE
T
LUT_SE
L2
LUT_SE
L1
LUT_SE
L0
BIN
T
TC
O
N
_RDY
D
AT
A1
Panelless
SPI
UART
Digital Audio
I2C
Analog Signal
PWM
Analog Audio
Analog Video
Digital Video/TS/TMDS
X_AUDIO_MUTE1
X_AUDIO_MUTE2
X_FAULT
Main Speaker_Out_LR
X_SYSTEM1_RST
AUDIO_MON
OPAMP
Audio
Power AMP
Main Speaker_Out_LR
Atreyu_SPDIF
TV_Out_LR
Tuner_LR
Line Out_LR
PC_LR
COMP2_LR
PC_V
VIDEO1_LR
Tuner_LR
PC_G
PC_B
PC_R
PC_H
COMP_Y
COMP_Pb
COMP_Pr
OPAMP
SPDIF
HP/Line Out LR
HP_/ Line Out Det
PC_R,PC_G,PC_B,PC_H,PC_V
PC_LR
PC_5V, PC_DDC
PC_CON_Det
COMP_Y, Pb, Pr
VideoB_Det
Cr_Det
COMP2_LR
VideoA_Det
VIDEO_CV
VIDEO1_LR
CEC3
DDC4
HPD4
CEC4
DDC_5V_4
TMDS4
CEC2
DDC3
HPD3
DDC_5V_3
TMDS3
TMDS1
DDC1
HPD1
CEC1
TMDS2
DDC2
HPD2
DDC_5V_1
DDC_5V_2
ARC
3.3->1
EQ SW
I2CA
Atreyu
TS
X’tal
IF1
TMDS
DDC
CEC
VIDEO_CV
COMP_Y
REG_12V
DIMMER
FIGURE 3-1. BLOCK DIAGRAM