SOLTEK SL-85DRV2, User Manual

Page: 62 / 99

85DRV2
62
* DRAM Clock The value represents the performance parameters
of the installed memory chips (DRAM). Do not
change the value from the factory setting unless you
install new memory that has a different performance
rating.
* DRAM Timing When this item Enabled, DRAM Timing is set by
SPD.
SPD (Serial Presence Detect) is located on the
memory modules, BIOS reads information coded in
SPD during system boot up.
* Current FSB / DRAM
Frequency
This item is to show the current FSB / SDRAM
Frequency.
DRAM Clock/Drive Control
Current FSB Frequency
Current DRAM Frequency
DRAM Clock
DRAM Timing
SDRAM CAS Latency
Bank interleave
Precharge to Active(Trp)
Active to Precharge 6T
Active to CMD(Trcd) 3T
DRAM Burst Len 4
DRAM Command Rate 2T Command
Item Help
Menu Level
CMOS Setup Utility - Copyright (C) 1984-2001 Award Software
DRAM Clock/Drive Control
:Move Enter:/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5:Previous Values F6:Fail-Safe Defaults F7:Optimized Defaults
By SPD
By SPD
2
Disabled
3T
When this option is chosen, the following item appears for user ’s
configuration.
* DRAM Command
Rate
The choices: 1T Command; 2T Command.