Sharp HT-CN410DVH, Service Manual

Page: 41 / 84

HT-CN410DVH
41
IC208, High Data Rate Dynamic RAM (K4S641632H)
Pin Description:
IC902, Power Switching Motor (FSDM 0265 RN)
Internal Block Diagram:
Pin Name Input Function
CLK System clock Active on the positive going edge to sample all inputs.
CS Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
A
0
~ A
11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA
0
~ RA
11
,
Column address : (x4 : CA
0
~ CA
9,
x8 : CA
0
~ CA
8 ,
x16 : CA
0
~ CA
7
)
BA
0
~ BA
1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS Row address strobe
Latchesrow addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM Data input/output mask
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active.
DQ
0
~
X15
Data input/output Data inputs/outputs are multiplexed on the same pins.
V
DD
/V
SS
Power supply/ground Power and ground for the input buffers and the core logic.
V
DDQ
/V
SSQ
Data output power/ground
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
N.C/RFU
No connection
/reserved for future use
This pin is recommended to be left No Connection on the device.
Figure 3: FUNCTIONAL BLOCK DIAGRAM
8V/12V
2 6,7,8
1
3
Vref
Internal
Bias
S
Q
Q
R
OSC
Vcc Vcc
I
delay
I
FB
V
SD
TSD
Vovp
Vcc
Vocp
S
Q
Q
R
R
2.5R
V cc good
Vcc
D rain
V
FB
GN D
AO CP
Gate
driver
5
Vstr
I
start
V cc good
V
BU RL
/V
BU RH
LEB
PW M
Soft start
+
-
4
I
pk
Freq.
M odulation
V
BU RH
I
B_PEAK
Burst
Normal
Vcc