13
CHAPTER 3
Target interface SWD
3.3 Target interface SWD
If SWD (+ optional SWO) support is required on the target hardware to be designed, the
following signals need to be connected:
• SWCLK (PA5 / Pin 15)
• SWDIO (PA7 / Pin 17)
• SWO (PA10 / Pin 31)
• #RESET (PA1 / Pin 11)
If SWO support is not required (e.g. when the target CPU is Cortex-M0/M0+ based, which
does not provide SWO support), the SWO signal can be left open.
J-Link-OB-STM32F103 User Guide (UM08023)
© 2004-2017 SEGGER Microcontroller GmbH