55
STR-DE1075
Pin No.
Pin Name
I/O
Description
120
GP3
O
Error signal output to the system controller (IC1703)
121
NC
—
Not used (open)
122
A0
O
Address signal output to the S-RAM (IC1602)
123 to 125
D4 to D2
I/O
Two-way data bus terminal Not used (open)
126
VDDE
—
Power supply terminal (+3.3V)
127
VSS
—
Ground terminal
128, 129
D1, D0
I/O
Two-way data bus terminal Not used (open)
130
GP2
—
Not used (open)
131
GP1
I
Clock signal input from the digital audio interface receiver (IC1408)
132
GP0
I
Serial clock signal input terminal
133
SDCLK
O
Not used (open)
134
CLKEN
O
Not used (open)
135
DQM
O
Not used (open)
136
EXLOCK
I
External lock signal input from the system controller (IC1703)
137
VDDI
—
Power supply terminal (+2.5V)
138
VSS
—
Ground terminal
139
MCLK2
O
System clock output terminal (13.5MHz)
140
PM
I
PLL initialize signal input from the system controller (IC1703)
141
BST
I
Boot strap signal input from the system controller (IC1703)
142
BOOT
I
Boot mode control signal input terminal Not used (fixed at “L”)
143
TST
I
Not used (fixed at “L”)
144
MCLK1
I
System clock output terminal (13.5MHz)
Summary of Contents for STR-DE1075
Page 12: ...12 STR DBE1075 MEMO ...
