SAMSUNG Proprietary-Contents may change without notice
Flow Chart of Troubleshooting
10-14
This Document can not be used without Samsung's authorization
VBAT
R417
C408
R401
C401
VCCD_2.9V
C400
VCCA_2.9V
R410
R419
C418
R406
C412
2
04
R
V
C415
VCCD_2.9V
C402
C413
C420
MIC400
R409
C417
C405
TA400
VBAT
R400
C407
R407
R408
R405
4
0
4
R
R411
C419
C421
V+
R421
R420
6
GND
11
4 IN1
8
IN2
5 NC1
7
NC2
2 NO1
10
NO2
1
U401
COM1
3
COM2 9
GND
C403
VCCD_2.9V
_CS|AUSTB
40
_RD|AUCLK
42
_WR|AUTXD
39
C411
SGND
24
N
K
P
S
62
P
K
P
S
52
SVDD
23
M
O
C
V
1
1
6
D
D
V
VDDIO
46
N
NI
V
2
1
VINP
13
7
T
S
R
N
O
P_
5
1
M
W
P
82
2
M
W
P
3
3
M
W
P
53
4
M
W
P
63
SCLK
47
SDATA
45
18
HPOUT-R
IFSEL
43
LRCK
48
K
L
C
M
1
C
N
72
NC
44
50 NC
NC
51
C
C
L
P
03
7
D
92
20
EQ1
EQ2
21
22
EQ3
D
N
G
8
GND
49
HPOUT-L
17
I
K
L
C
2
D0|AURXD
38
D1
37
2
D
43
3
D
33
4
D
23
5
D
1
3
6
D
A0
41
D
N
G
A
0
1
16
AGND
L
T
NI
U
A
4
AUX1
15
14
AUX2
D
D
V
A
9
AVDD
19
30
4
R
V
U400
R412
C406
R418
C414
C404
VCCD_1.8V
C416
MAIN_P
SPK_P
SPK_N
MAIN_N
MICOUTP
AOUTBN
AS1
AOUTAN
AOUTAP
P_
NI
A
M
D(1)
AOUTBP
MICINP
MICINN
MICOUTN
D(0)
CP_OEN
)5
(
D
)6
(
D
)7
(
D
)4
(
D
)3
(
D
)2
(
D
CP_WEN
YMU_EN
A(1)
N_
NI
A
M
MXIC_IRQ
CLK13M_MXIC
MEM_RST
VIB_EN
VCCD_2.9V
VCCD_2.9V
C313
PWR_KEEP
C315
DSP_IO
C321
C312
1
3
2
TR300
C318
VRTC_3V
VBAT
VRF_2.9V
VCCA_2.9V
VCCD_1.8V
C319
C300
C317
C314
C316
2
R
3
S
S
V
6
P
4
S
S
V
3
1
R
M
C
V
X
V
1
D
Q
A
N
E
O
X
B12
VLDO_4
B10
VLDO_5
A14
VLDO_6
C12
VLDO_7
A10
VREF
4
1
R
N
G
E
R
V
3
1
M
P
G
E
R
V
H11
VRTC
K12
VSIM
5
G
1
S
S
V
4
K
2
S
S
V
4
C
L
T
C
O_
D
D
V
E14
VEXT
F15
VIB_DRV
A12
VL4S_A
B11
VL4S_B
D10
VL5S_A
VL5S_B C9
G11
VLDO_1
J12
VLDO_2
VLDO_3 A13
J13
VDD12
3
M
2
D
D
V
6
N
3
D
D
V
C11
VDD34
01
C
5
D
D
V
31
B
76
D
D
V
6
A
B
D
D
V
D
D
D
V
11
N
11
L
V
D
D
V
5
N
1
OI
_
D
D
V
4
J
2
OI
_
D
D
V
SERLE2
K14
SIM_CLK
J11
SIM_IO
K11
SIM_RST
7
E
P
X
T
N9
UP_CLK
P10
UP_IO
R10
UP_RST
F14
VACC
E13
VBAT
3
J
1
D
D
V
RWN
6
D
NI
X
T
X
R
7
D
PI
X
T
X
R
6
C
N
Q
X
T
X
R
7
C
P
Q
X
T
X
R
L8
SCLK_PSC
SDI_PSC M7
N7
SDO_PSC
C2
SERCK
SERDA
C1
B1
SERLE1
A2
4
1
C
2
W
S_
R
W
P
6
B
1
F
E
R
A
R
5
B
2
F
E
R
A
R
RESETN_CSP
R3
9
K
O_
T
E
S
E
R
F13
RING_DRV
9
L
D
V
S
R
2
D
V
S
R
0
1
N
H10
RTC_ALMN
4
N
K
L
C_
C
T
R
L2
31
D
8
C
N
E10
NC9
OCTL1
C5
F5
OCTL2
A4
OCTL4
OCTL5
G6
B3
OCTL6
OCTL7
A3
7
L
F
U
B
_1
W
S
P
9
M
P
E
E
K_
R
W
P
5
1
C
N
1
W
S_
R
W
P
4
1
M
N
NI
CI
M
4
1
N
P
NI
CI
M
5
1
P
N
T
U
O
CI
M
5
1
N
P
T
U
O
CI
M
NC
E5
D15
NC3
E6
NC4
5
C
N
1
2
6
C
N
5
P
7
C
N
6
H
9
S
D
N
G
3
1
P
V
D
N
G
1
1
F
R
U
C
H_
D
N
G
4
B
L
T
C
O_
D
N
G
51
B
1
C
S
P_
D
N
G
51
K
2
C
S
P_
D
N
G
0
1
L
Q
R
T
NI
L3
I|O
G13
LED1_DRV
G12
LED2_DRV
6
R
C
M
8
J
41
S
D
N
G
9
J
51
S
D
N
G
01
J
61
S
D
N
G
01
K
71
S
D
N
G
8
F
2
S
D
N
G
9
F
3
S
D
N
G
01
F
4
S
D
N
G
7
G
5
S
D
N
G
8
G
6
S
D
N
G
9
G
7
S
D
N
G
01
G
8
S
D
N
G
DB8
F1
DB9
3
P
R
T
NI
D
6
F
B
D
N
G
01
M
D
D
N
G
8
E
Q
D
N
G
7
F
1
S
D
N
G
7
H
01
S
D
N
G
8
H
11
S
D
N
G
21
S
D
N
G
9
H
31
S
D
N
G
7
J
E2
DB12
E3
DB13
D3
DB14
D2
DB15
K3
DB2
DB3
J5
J6
DB4
H5
DB5
G3
DB6
G4
DB7
F4
CH_RES
CREF E9
CSN_PSC K8
4
R
K
CI
A
D
6
L
I
DI
A
D
6
M
O
DI
A
D
4
P
N
RI
A
D
K1
DB0
DB1
K2
F2
DB10
F3
DB11
C
F
A
2
1
N
N
A
T
U
O
A
1
1
P
P
A
T
U
O
A
2
1
P
N
B
T
U
O
A
2
1
R
P
B
T
U
O
A
4
1
L
N
NI
X
U
A
5
1
M
P
NI
X
U
A
3
1
L
N
T
U
O
X
U
A
3
1
K
P
T
U
O
X
U
A
E11
CH_BDRV
F12
CH_ISEN
D14
K6
AB0
AB1
P1
L5
AB2
AB3
N1
N2
AB4
AB5
M2
AB6
M1
AB7
K7
K5
AB8
9
D
UCP300
C320
C308
VCCB_2.9V
VBAT
VCCA_2.9V
VCCD_2.9V
C309
C302
C301
INTRQ
DSP_DB(12)
DSP_DB(11)
DSP_DB(10)
DSP_DB(1)
DSP_DB(0)
DSP_AB(8)
DSP_AB(7)
DSP_AB(6)
DSP_AB(5)
DSP_AB(4)
DSP_AB(3)
DSP_AB(2)
DSP_AB(1)
DSP_AB(0)
FLASH_RESET
TX_EN
VMOD_EN
DSP_IO
DSP_DB(9)
DSP_DB(8)
DSP_DB(7)
DSP_DB(6)
DSP_DB(5)
DSP_DB(4)
DSP_DB(3)
DSP_DB(2)
DSP_DB(15)
DSP_DB(14)
DSP_DB(13)
INTRQ
T
NI
_
P
S
D
UP_CS
P
T
U
O
X
U
A
N
T
U
O
X
U
A
P
NI
X
U
A
N
NI
X
U
A
P
B
T
U
O
A
N
B
T
U
O
A
P
A
T
U
O
A
N
A
T
U
O
A
C
F
A
SERLE
SERDAT
SERCLK
DSP_RWN
K2
3
K
L
C
RTCALARM
VIB_EN
RST
N
O_
GI
J
N
O_
R
W
P
PWR_KEEP
P
T
U
O
CI
M
N
T
U
O
CI
M
P
NI
CI
M
N
NI
CI
M
C
M_
M3
1
K
L
C
KEY_BL1
SIMRST
SIMDATA
SIMCLK
C
P
A
V
SIM_RST
SIM_IO
SIM_CLK
UP_SDO
UP_SDI
UP_SCLK
P
Q
X
T
R
N
Q
X
T
R
PI
X
T
R
NI
X
T
R
VSIM
VREF
BAND_SEL
VIB_DRV
DSP_DB(0:15)
DSP_AB(0:8)
KEY_COL(2)
KEY_ROW(0)