Samsung S5PC110, Manual

Page: 544 / 2426

S5PC110_UM 1 DRAM CONTROLLER
1-1
1
DRAM CONTROLLER
1.1 OVERVIEW OF DRAM CONTROLLER
1.1.1 INTRODUCTION OF DRAM CONTROLLER
The DRAM controller is an Advanced Microcontroller Bus Architecture (AMBA
tm
) AXI compliant slave to interface
external JEDEC DDR-type SDRAM devices.
To support high-speed memory devices, the DRAM controller uses a SEC DDR PHY interface. The controller
includes an advanced embedded scheduler to utilize memory device efficiently and an optimized pipeline stage to
minimize latency. S5PC110 has two independent DRAM Controllers and Ports, namely, DMC0 and DMC1.
1.1.2 KEY FEATURES OF DRAM CONTROLLER
•
Compatible with JEDEC DDR2, low power DDR and low power DDR2 SDRAM specification
•
Uses the SEC LPDDR2 PHY interface to support high-speed memory devices
•
Supports up to two external chip selects and 1/2/4/8 banks per one chip
•
Supports 128 Mb, 256 Mb, 512 Mb, 1 Gb, 2 Gb and 4 Gb density Memory Devices
•
Supports 16/ 32-bit wide memory data width
•
Optimized pipeline stage for low latency
•
Supports QoS scheme to ensure low latency for some applications
•
Advanced embedded scheduler enables out-of order operations to utilize memory device efficiently
•
Supports excellent chip/bank interleaving and memory interrupting
•
Supports AMBA AXI low power channel for systematic power control
•
Adapts to various low power schemes to reduce the dynamic and static current of memory
•
Supports outstanding exclusive accesses
•
Supports bank selective precharge policy