Samsung dvd-711, Service Manual

Page: 9 / 125

Reference Information
2-2 Samsung Electronics
2-1-2 AIC2 (KS1456 ; 6CH. D/A Converter )
SCF DAC DATT
DZFL1
LOUT1+
LOUT1-
SCF DAC DATT
DZFR1
ROUT1+
ROUT1-
SCF DAC
DATT
DZFL2
LOUT2+
LOUT2-
SCF DAC
DATT
DZFR2
ROUT2+
ROUT2-
SCF DAC
DATT
DZFL3
LOUT3+
LOUT3-
SCF DAC DATT
DZFR3
ROUT3+
ROUT3-
Audio
I/F
Control
Register
AK4356
MCLK
LRCK
BICK
MCKO
LRCK
BICK
XTI
XTO
Controller
CS
CCLK
CDTI
LRCK
BICK
SDOUT1
SDOUT2
SDOUT3
AC3
SDTI1
SDTI2
SDTI3
LOUT1-
RO
UT
1+
1
LOUT1+
44
2
DZFL2 3
DZFR1 4
DZFL1 5
AD0 6
AD1 7
PDN 8
BICK 9
MCLK 10
DVDD 11
ROUT
1-
43
LOUT
2+
42
LOUT
2-
41
ROUT
2+
40
ROUT
2-
39
LOUT
3+
38
LOUT
3-
37
ROUT
3+
36
ROUT
3-
35
AV
S
S
34
VSS
12
DTI
1
13
DTI
2
14
DTI
3
15
RCK
16
MU
TE
17
CLK
18
DTI
19
CSN
20
FS
0
21
KS
0
22
33
32
31
30
29
28
27
26
25
24
23
AV DD
VREFH
DZFR2
DZFL3
DZFR3
DZFE
DIF2
DIF1
DIF0
CKS2
CKS1
AK4356VQ
Top View
No. Pin Name I/O Function
1 LOUT1- O DAC1 Lch Negative Analog Output Pin
2 LOUT1+ O DAC1 Lch Positive Analog Output Pin
3 DZFL2 O DAC2 Lch Zero Input Detect Pin
4 DZFR1 O DAC1 Rch Zero Input Detect Pin
5 DZFL1 O DAC1 Lch Zero Input Detect Pin
6 CAD0 I Chip Address 0 Pin
7 CAD1 I Chip Address 1 Pin
8 PDN I Power-Down & Reset Pin
When L , th e AK4356 is powered-down and the control registers are reset to
default state. If the state of CAD0-1 changes, then the AK4356 must be reset by PDN.
9 BICK I Audio Serial Data Clock Pin
10 MCLK I Master Clock Input Pin
11 DVDD -
Digital Power Supply Pin, +4.75~+5.25V
12 DVSS - Digital Ground Pin
13 SDTI1 I DAC1 Audio Serial Data Input Pin
14 SDTI2 I DAC2 Audio Serial Data Input Pin
15 SDTI3 I DAC3 Audio Serial Data Input Pin
16 LRCK I Audio Input Channel Clock Pin
17 SMUTE I Soft Mute Pin (Note)
When this pin goes to H , soft mute cycle is initialized.
When returning to L , the output mute releases.
18 CCLK I Control Data Clock Pin
19 CDTI I Control Data Input Pin
20
21
CSN I Chip Select Pin
This pin should be held to H except for access.
DFS0 I Double Speed Sampling Mode 0 Pin (Note)
L : Normal Speed, H : Double Speed at DFS1 bit = 0 .
22 CKS0 I Input Clock Select 0 Pin (Note)
23 CKS1 I Input Clock Select 1 Pin (Note)
24 CKS2 I Input Clock Select 2 Pin (Note)
25 DIF0 I Audio Data Interface Format 0 Pin (Note)
26 DIF1 I Audio Data Interface Format 1 Pin (Note)
27 DIF2 I Audio Data Interface Format 2 Pin (Note)
28 DZFE I Zero Input Detect Enable Pin (Note)
29 DZFR3 O DAC3 Rch Zero Input Detect Pin
30 DZFL3 O DAC3 Lch Zero Input Detect Pin
31 DZFR2 O DAC2 Rch Zero Input Detect Pin
32 VREFH I Positive Vo ltage Reference Input Pin, AVDD
33 AVDD - Analog Power Supply Pin
34 AVSS -
Analog Ground Pin, +4.75~+5.25V
35 ROUT3- O DAC3 Rch Negative Analog Output Pin
36 ROUT3+ O DAC3 Rch Positive Analog Output Pin
37 LOUT3- O DAC3 Lch Negative Analog Output Pin
38 LOUT3+ O DAC3 Lch Positive Analog Output Pin
39 ROUT2- O DAC2 Rch Negative Analog Output Pin
40 ROUT2+ O DAC2 Rch Positive Analog Output Pin
41 LOUT2- O DAC2 Lch Negative Analog Output Pin
42 LOUT2+ O DAC2 Lch Positive Analog Output Pin
43 ROUT1- O DAC1 Rch Negative Analog Output Pin
44 ROUT1+ O DAC1 Rch Positive Analog Output Pin