
Remote Control
R&S
®
FPC
341
User Manual 1178.4130.02 ─ 07
19.17
Status Reporting System
The status reporting system stores all information about the present operating state of
the instrument, including errors that have occurred. The R&S
FPC stores this informa-
tion in the status registers and in the error queue. You can query the contents of the
status registers and the error queue via a remote control connection.
The information is of a hierarchical structure.
The status byte register (STB), defined in IEEE
488.2, and its associated service
request enable (SRE) mask register represent the highest level.
The STB receives its information from the next higher level. This level contains the
standard event status register (ESR), also defined in IEEE
488.2, and its associated
standard event status enable (ESE) mask register. The STB also receives information
from the
STATus:OPERation
and
STATus:QUEStionable
registers. The latter con-
tain detailed information about the instrument state and are defined in the SCPI stan-
dard.
The output buffer contains the messages the instrument returns to the controller. It is
not part of the status reporting system but determines the value of the MAV bit in the
STB.
Structure of a SCPI Status Register
......................................................................341
Overview of the Status Registers
..........................................................................344
Status Byte (STB) and Service Request Enable Register (SRE)
Event Status Register (ESR) and Event Status Enable Register (ESE)
................................................................................ 346
............................................................................346
STATus:QUEStionable:FREQuency Register
....................................................... 347
STATus:QUEStionable:LIMit Register
...................................................................347
STATus:QUEStionable:POWer Register
...............................................................348
Application of the Status Reporting Systems
........................................................348
Reset Values of the Status Reporting System
...................................................... 349
Remote Commands of the Status Reporting System
........................................... 350
19.17.1
Structure of a SCPI Status Register
Each standard SCPI register contains 5 parts each of which have a width of 16 bits
and have different functions. The individual bits are independent of each other, that
means each hardware status is assigned a bit number that applies to all five parts. For
example, bit 9 of the
STATus:QUEStionable
register is assigned to the power char-
acteristics of the R&S
FPC. Bit 15 (the most significant bit) is set to zero for all parts.
Thus the contents of the register parts can be processed by the controller as positive
integer.
Status Reporting System