
Features and Specifications
2.3 Memory
Rev.1.01 Oct 28, .2008
2-4
REJ10J1351-0101
2
2.3 Memory
The M3A-HS19 includes the SH7619 on-chip U memory, an external flash memory, external SDRAM and EEPROM.
Details are described below (Except the PC card).
2.3.1 SH7619 U Memory and Cache Memory
The SH7619 has a 16-KB (RAM) U memory module (address: H’E55FC000~H’E55FFFFF) and a 16-KB
instruction/data-unified cache memory.
2.3.2 Flash Memory S29GL032A90TFIR4 (Standard component)
The M3A-HS19 comes standard with a flash memory listed in Table 2.3.1 to store a user program.
The flash memory is an external bus 16-bit mode fixed and operates at 3.3 V single. The write-protection of flash memory
can be enabled or disabled by DIP switches (SW4-4).
Figure 2.3.1 shows the Flash Memory Block Diagram. Table 2.3.2 lists setting examples of the bus state
controller(write/read) when the SH7619 bus clock operates at 62.5 MHz (clock mode 1), and Figure 2.3.2 shows read and
write access timing example.
Table 2.3.1 Flash Memory Specifications
Part Number
Bus Size
Capacity
Access Time
S29GL032A90TFIR4
16-bit mode
4 MB (16 bits x 2 Mwords x 1)
90 ns
SH7619 (U1)
A21-A1
D15-D0
RD#
WE0#
CS0#
S29GL032A90TFIR4 (U2)
(2 Mwords x 16 bits)
A20-A0
DQ15-DQ0
21
16
BYTE#
OE#
WE#
CE#
RESET#
RY/BY#
WP#
3.3 V
Reset Signal
NC
DIP Switch
( SW4-4)
3.3 V
3.3 V
3.3 V
3.3 V
Figure 2.3.1 Flash Memory Block Diagram
Summary of Contents for CPU Board M3A-HS19
Page 7: ...1 1 Chapter1 Overview Chapter1 Overview...
Page 17: ...2 1 Chapter2Features and Specifications Chapter2 Features and Specifications...
Page 41: ...3 1 Chapter3Operational Specifications Chapter3 Operational Specifications...
Page 61: ...Appendix M3A HS19 SCHEMATICS A 1...
Page 62: ...This page intentionally left blank A 2...
Page 70: ...This page intentionally left blank...