background image

 

—      — 

29

corrected average program level.  Moreover, the gating threshold is 

frequency-weighted for greatest sensitivity in the voice range. 
Gating is based on L+R energy.  The left and right channels are 

summed by IC36B through R276 and R255.  CR30 and CR29 comprise 

a full-wave rectifier at the input of comparator IC29B.  The output of 

IC29B is pulled to ground so long as the corrected program level is 

above the gating threshold.  This lights the 

GATE OPEN

 indicator and 

pulls the junction of R138 and R162 to a slightly negative value. 
When the program falls below the gating threshold, the output of 

IC29B goes positive.  A positive DC bias from R138 and R162 passes 

through CR24 to the program peak integrator comparator, IC30A.  If 

the last value of AGC gain is positive, this DC bias toggles IC30A 

negative to slowly reduce AGC gain. 
The divider at the base of Q12 is scaled to turn the transistor on when 

AGC gain reaches 0dB.  This will pull the bias from IC29 toward 

ground when AGC gain reaches 0dB.  If the last value of AGC gain is 

negative, Q12 inhibits the DC bias from IC29B until gain reaches the 

0dB value. 
The gain-corrected program signal at the output of IC48B has a 

nominal (sinewave) level of 0dBu at 400Hz. 

WIDEBAND COMPRESSION AND LIMITING 

Compressor/ 

Limiter Timing 

As discussed in the description of the AGC circuitry, the output of 

IC28C is the full-wave-rectified program signal.  CR17 passes the peak 

value of this signal to a fast integrator consisting of R105 and C53.  

Integration is on the order of 1ms and represents limiter 

attack

 time. 

Assuming the front-panel 

AVERAGE COMPRESSION

 control, R145, is 

turned fully clockwise (wiper to the output of IC28C), integration 

through R117 causes C54 to charge to the 

average

 value of the 

program waveform.  The peak integration capacitor, C53, discharges to 

this average value through R106.  This time constant, about 50ms, 

establishes the initial peak limiter release to the average compression 

“platform” value.  Platform release, back through R117, is about one 

second.  In practice, C53 discharging into C54 elevates the platform 

when the program material has numerous, repetitive peaks.  The 

resulting program-controlled, “floating platform” release characteristic 

inhibits program self-modulation, or “pumping,” effects. 

AVERAGE 

COMPRESSION 

Control 

As R145 is turned counterclockwise, a positive DC bias is added to the 

platform value.  This introduces a variable attenuation which is 

reflected as program signal gain reduction 

ahead

 of the 

compressor/limiter circuit.  Front-panel markings relate to an 

equivalent figure of average level compression for typical program 

material. 

 

Summary of Contents for DAVID-II 716

Page 1: ...OPERATING AND MAINTENANCE INSTRUCTION MANUAL DAVID II MODEL 716 FM STEREO PROCESSOR GENERATOR __________...

Page 2: ..._______ Date Purchased _____________ Warranty Card Mailed OPERATING AND MAINTENANCE INSTRUCTION MANUAL DAVID II MODEL 716 FM STEREO PROCESSOR GENERATOR October 1995 1305 Fair Avenue Santa Cruz CA 9506...

Page 3: ...nce RFI 7 Location Ground Loops Line Input and Input Range Selection 7 Input Connections Balanced Inputs Unbalanced Inputs Input Gain Range Gain Jumpers Pre Emphasis Selection 9 Bass Enhance Equalizat...

Page 4: ...on V Circuit Descriptions Circuit Descriptions 23 Component Annotation A PWM Primer PWM Ramp Circuitry Signal Path Circuitry Input Stages AGC Stage Wideband Compression and Limiting High Frequency Lim...

Page 5: ...iding AGC Wideband Compression and Peak Limiting Independent High Frequency Limiting Exclusive Bass Enhance equalizer defeatable Extended response low pass filtering with proprietary overshoot compens...

Page 6: ...rm time constant to compress dynamic range with average value weighting Independent high frequency limiter conforms to selected pre emphasis characteristic Subsequent program signal clipping is relega...

Page 7: ...5 Figure 1 Block Diagram DAVID II FM Stereo Processor Generator...

Page 8: ...INSTRUCTIONS should they be issued by Inovonics MOUNTING Rack Requirement Inovonics DAVID II is packaged to mount in a standard 19 inch equipment rack and requires only 1 inches 1U of vertical rack sp...

Page 9: ...GROUND RADIO FREQUENCY INTERFERENCE R F I Location Although we have anticipated that the DAVID II may be operated adjacent to high power transmitters you should exercise care in locating the unit away...

Page 10: ...should be installed between the terminal and G Input Gain Range The DAVID II can accommodate line level program inputs with a nominal Zero VU value between 15dBu and 15dBu This 30dB range is divided...

Page 11: ...umpering options 75 MICROSECOND 50 MICROSECOND Figure 3 Pre emphasis Jumpering BASS ENHANCE EQUALIZATION The DAVID II incorporates a unique bass boost equalizer which may be enabled at the user s opti...

Page 12: ...ertical row of integrated circuits closest to the right hand side of the chassis the one just behind the PROGRAM LINE INPUT barrier strip Close to the front panel and just to the right of the two INPU...

Page 13: ...e unbalanced COMPOSITE OUTPUT of the DAVID II has a resistive source impedance of 75 ohms This permits runs of moderate length about 50 feet maximum to the exciter or microwave link input If the cable...

Page 14: ...PUT GAIN controls are adjusted to maintain AGC gain in the center of its operating region A G C GAIN This series of five LED indicators displays the amount of correction in effect for long term variat...

Page 15: ...delay between adjusting this control and hearing any change COMPRESSOR GAIN These two LEDs display the gain state of the average level compression circuitry With a steady state tone or with no input...

Page 16: ...d harmonic generation Use this feature sparingly COMPOSITE OUTPUT PILOT SUB The PILOT INJ and SUB INJ controls set the injection levels of the 19kHz stereo pilot and an externally applied SCA or RDS s...

Page 17: ...nsist of L R the algebraic sum of the left and right program channels The MODE switch does not remove an RDS or an SCA subcarrier POWER Nuf said NORMAL SETUP PROCEDURE This setup procedure presupposes...

Page 18: ...ave access to the station s Modulation Monitor An RDS or SCA subcarrier should not be connected until Step 6 Be sure that the COMPOSITE PROCESSING control is OUT that is fully counterclockwise PLEASE...

Page 19: ...ssume responsibility for any adjustment which deviates from this procedure AVERAGE COMPRESSION ADJUSTMENT Once the OUTPUT LEVEL has been set for proper carrier peak deviation the user may determine a...

Page 20: ...dio Generator 10Hz 1MHz 20dBm output capability Digital Multimeter Frequency Counter capable of accurate frequency measurement from 1kHz to 2Mhz Precision FM Stereo Demodulator station Mod Monitor wit...

Page 21: ...enerator output to either G The input terminals may be left unconnected for test purposes 4 Set both scope attenuators at 2V div Position the left channel signal from R22 above the right 5 Adjust the...

Page 22: ...um Analyzer should display the 38kHz component at the noise floor the Mod Monitor should indicate a 38kHz residual reading at the bottom of its most sensitive scale 70dB or better 5 Next re apply the...

Page 23: ...is entirely feasible to trim the equalization and phase adjustments in the DAVID II output circuitry to correct for shortcomings elsewhere in the transmission system for instance in a composite STL o...

Page 24: ...ween these two adjustments but there will be only one setting of each which will give best separation Null one then the other and back and forth etc until no further improvement can be had The final a...

Page 25: ...r than voltage controlled amplifiers or FET attenuators in its three distinct processing sections This technology as applied to broadcast audio processing was pioneered by Inovonics in 1982 PWM is a s...

Page 26: ...s this function X represents the circuit gain needed to hold the output at a constant 1 volt with a 1 volt to 10 volt input signal Y This technique becomes a bit precarious at small duty cycles attenu...

Page 27: ...tion is in effect Figure 7 Ramp Waveform This ramp runs continuously at a 152kHz rate It is applied to one input of a comparator and a DC voltage derived from the input signal is fed to the other comp...

Page 28: ...Q11 is an emitter follower buffer for the composite ramp waveform applying the ramp to the inputs of comparators IC42A and IC29A These generate the PWM squarewave switching waveform for the broadband...

Page 29: ...y See Figure 4 on Page 10 The effect of this special equalization is to accentuate frequencies which are perceived as bottom end while attenuating sub audible program components which can compromise o...

Page 30: ...with a DC level corresponding to 0dB AGC gain When the program level is too low the output of IC30A toggles positive When the program level is too high IC30A toggles negative Integrator IC30B translat...

Page 31: ...400Hz WIDEBAND COMPRESSION AND LIMITING Compressor Limiter Timing As discussed in the description of the AGC circuitry the output of IC28C is the full wave rectified program signal CR17 passes the pea...

Page 32: ...this equalized signal via R198 with flat program audio via R197 to impart proper pre emphasis to the program audio JMP1 may be jumpered for the 75 s American or 50 s CCIR pre emphasis standard Indepe...

Page 33: ...ing of which is judged less obtrusive than a temporary reduction in overall broadband level Phase Lag and Recombining IC34B includes a phase lag network which time displaces the fast leading and trail...

Page 34: ...ed in the PWM discussion IC8C is a crystal controlled oscillator at 1 216Mhz IC8D buffers the clock and IC7A the first binary divider furnishes the 608kHz digital synthesis sampling frequency Pilot Ge...

Page 35: ...lot and subcarrier IC13 and IC16D also decode the count sequentially sampling each tap of the resistor divider string which bridges the left and right program audio signals Sampled program audio is bu...

Page 36: ...gital noise components in the DAVID II output Output Phase and Equalization Trimmers The output amplifier consists of IC18B IC19A and transistors Q1 and Q2 R57 affords variable high frequency tip up a...

Page 37: ...5 Section VI APPENDIX The following section of this Manual contains Parts Lists for the Inovonics DAVID II Schematic Diagrams of all electronic circuitry and an explanation of Inovonics Warranty Polic...

Page 38: ...r CM 05 military series size designation P value is picofarads 5 200VDC open mfgr b 100pF to 0 47 F are of the metalized mylar or polyester variety whole number P values are picofarads decimal values...

Page 39: ...fgr LM337 T Uses Aavid 574602 B03700 Heat Fin IC2 Integrated Cct open mfgr LM317 T Uses Aavid 574602 B03700 Heat Fin IC3 5 7 Integrated Cct open mfgr CMOS 4013B IC4 6 Integrated Cct open mfgr CMOS 402...

Page 40: ...series R64 Resistor Variable 5K Piher PT 15 YB 5K with Fig 3 spindle Uses Rogan 1R00A110BD001 PT 0 WL knob R145 Resistor Variable 10K Piher PT 15 YB 10K with Fig 3 spindle Uses Rogan 1R00A110BD001 PT...

Reviews: