background image

 

EL320.240-FA3 Operations Manual                                 Page 6 of 25

 

Avoiding Image Burn-In 

As with other light emitting displays, displaying fixed patterns on the screen 
may cause burn-in, where luminance variations can be noticed after hundreds  
of hours of operation. To avoid image burn-in, use a screen saver or use 
periodic image inversion if possible. Note that the rate of image burn-in will 
slow over time such that most of the burned-in image effect occurs in the first 
1000 hours of operation. 

 

Power Supply and Video Sequencing 

Any combination or sequencing in the application or removal of VH (12VDC 
input power)and/or video signals will not result in abnormal display operation 
or display failure

 

VH Overcurrent Protection 

There is no overcurrent protection on VH, the 12V power input. To protect 
against catastrophic faults, Planar recommends the use of a fuse or similar 
protection on the VH input to the display.  

 

Internal Frame Buffer 

This display includes an internal frame buffer, which is required to transform 
the incoming video data into the desired displayed data. The display frame 
rate (the rate at which the phosphor is scanned) and thus the display 
brightness are independent of the frame rate of the user-supplied input data. 
Video data need not be continuously sent to the display since previously sent 
data is stored indefinitely until new data is received. 

CAUTION:  Some third-party video controllers use frame dithering algorithms 
to produce gray scale images. If such algorithms are used, the internal frame 
buffer may cause objectionable visual artifacts. 

 

Color Bit Mapping 

The EL320.240-FA3 utilizes standard AMLCD-type video interface timing. Thus 
it is possible that a video source will be chosen which provides 18 bits of data 
per pixel (six bits each for red, green, and blue) as is common for AMLCD 
displays.  Because the EL320.240-FA3 requires just 4 bits (two each for red and 
green), the 18 bits would need to be mapped into 4 bits.   

One option is to use just the two most significant bits of red and green and 
leave the rest open or terminated. This is the easiest approach and will work 
well if the user is developing their own content and can refrain from using 
patterns containing dim colors since these would likely be displayed as black.  

Summary of Contents for EL320.240-FA3

Page 1: ...EL320 240 FA3 Multi Color QVGA EL Display OPERATIONS MANUAL www planar com...

Page 2: ...Revision Control Date Description February 2007 Initial release 020 0591 00 Rev A EL320 240 FA3 Operations Manual Page 2 of 25...

Page 3: ...Overlay Considerations 7 Specifications and Operation 8 Environmental 8 Over temp Condition 8 Optical 9 Displayed Colors 9 Power 10 Display Interface 11 Video Mode Selection 11 Connector 12 Display In...

Page 4: ...two mid levels of red green and yellow The display consists of a solid state EL glass panel depicted below with a124mm diagonal active area and control electronics assembled into a space saving rugged...

Page 5: ...the display and cause the glass to break The instrument enclosure or frame should not flex or distort in such a way that during use the bending loads might be transferred to the display The EL320 240...

Page 6: ...ata into the desired displayed data The display frame rate the rate at which the phosphor is scanned and thus the display brightness are independent of the frame rate of the user supplied input data V...

Page 7: ...pixel and 4 pixels of data are latched per video clock edge The EL320 240 FA3 is 4 bits per pixel with one pixel of data latched per clock edge Display Overlay Considerations Though not a requirement...

Page 8: ...Condition The display contains a temperature sensor which measures the temperature of the circuit board at the lower left corner as viewed from the component side of the board If the board temperature...

Page 9: ...lux ambient dark room maximum frame rate 20k lux ambient daylight maximum frame rate 75k lux ambient direct sun maximum frame rate Displayed Colors The display is capable of displaying 16 hues based...

Page 10: ...LUM0 LUM1 0 5 4 W 11 4 W 13 1 W Power consumption minimum luminance LUM0 0 LUM1 1 3 5W 6 9 W Quiescent power consumption SHUTDOWN 1 0 5 W Note 1 Maximum power 90 of pixels lit yellow per row 2 Abs Max...

Page 11: ...ed video mode as shown in the following table LUM0 and LUM1 1 V Q Input DE Input Mode Name Mode Description refer to Video Mode Timing for details No 0 Active AMLCD Q VGA AMLCD timing DE determines th...

Page 12: ...c representative 1 800 SAMTEC9 for the cable connector options Compatibility with non Samtec equivalents should be verified before use J1 Pin 1 Pin 19 Viewed from back of display Pin 1 Pin 2 Key Viewe...

Page 13: ...tire screen of data Internally pulled low HS Horizontal Sync identifies the start of each horizontal row of data VCLK Video Clock the falling edge latches the video data R0 R1 G0 and G1 R0 Video data...

Page 14: ...EL320 240 FA3 Operations Manual Page 14 of 25...

Page 15: ...cy 120 Hz Notes 1 The first HS falling edge occurring when VS is high indicates the first row 2 The video data for a given row is clocked in prior to the falling edge of HS 3 The first 320 VCLK fallin...

Page 16: ...c 7 R G data hold from VCLK 10 nsec 8 VS low width 2 34 HS periods 9 VS to HS phase difference 0 HS period HS low time nsec 10 Vertical start position After 7 HS rising edges DE high time 2 HS period...

Page 17: ...ow width 2 34 HS periods 9 VS to HS phase difference 0 HS period HS low time nsec 10 Vertical start position After 7 HS rising edges HS period 50 usec VS period 251 280 HS periods H S VC LK R Gdata VS...

Page 18: ...nsec 7 R G data hold from VCLK 10 nsec 8 VS low width 2 34 HS periods 9 VS to HS phase difference 0 HS period HS low time nsec 10 Vertical start position After 34 HS rising edges DE high time 2 HS per...

Page 19: ...w width 2 34 HS periods 9 VS to HS phase difference 0 HS period HS low time nsec 10 Vertical start position After 34 HS rising edges HS period 30 usec VS period 515 560 HS periods H S V C LK R Gdata V...

Page 20: ...pproximate Frame Rate Hz 325 240 180 Approximate Relative Luminance 100 74 55 If the dimming obtained from digital dimming is insufficient analog luminance control the LUMA input may be used to adjust...

Page 21: ...e can be useful for verifying operation of the display The self test patterns are as follows yellow diagonal lines with a one sub pixel wide perimeter box all pixels red all pixels green and all pixel...

Page 22: ...ations IEC 60101 1 UL60950 CSA 22 2 950 FCC Part 15 Subpart J Class B EN55022 Class B Mechanical Characteristics Mechanical Characteristics Display External Dimensions millimeters inches width 150 3 5...

Page 23: ...ent envelope without prior customer notification For this reason Planar advises users to design enclosure components to be outside the component envelope Device designers will need to consider their s...

Page 24: ...ler s authorized service center using parts approved by Seller Buyer shall pay costs of sending Goods to Seller on a warranty claim and Seller shall pay costs of returning Goods to Buyer The turnaroun...

Page 25: ...shown on the part number label affixed to the display and on the box containing the display Support and Service Planar is a U S company based in Beaverton Oregon and Espoo Finland with a world wide s...

Reviews: