background image

Mode Button

Selects between CV and Gate signal outputs for Out A Jack and Out B Jack.

Select Output Mode

Cycle through the 3 available output modes. Press the

Mode button to cycle through output modes.

Mode 1

LED 1 lit. Out A and Out B output CV signals.

Mode 2

LED 2 lit. Out A outputs CV, Out B outputs a gate.

Mode 3

LED 3 lit. Out A and Out B output gates.

Reset Clock Divider

In external clock mode, press and hold the Clock Button

then press the Mode button to reset the internal clock divider counter.

Clear Shift Register Values

In internal clock mode or internal gate mode,

press and hold the Clock Button then press the Mode button to clear the shift register

CV values.

Clock Trigger Passive Variation Mode

The event that happens when the clock is triggered will use the chance algorithm of

the last event that happened instead of its own chance algorithm. This may or may

not make sense but in practice it means there may be less chance a gate/CV update

will happen when the clock is triggered. That explanation probably did not help.

Anyway… Press and hold Mode Button for 3 seconds to enable or disable clock trigger

passive variation mode.

Clock Trigger Passive Variation Mode Off

LED1 and LED2 lit. Variation chance is based

on specific chance algorithm for on clock events.

Clock Trigger Passive Variation Mode On

LED2 and LED3 lit. Variation chance is based

on the last used chance algorithm.

v1.1

pgh

spread

variation

b

v

g

g

:

:

:

:

a

v

v

g

1

2

3

:

:

:

in

out

gate

1

2

3

:

:

:

out a

out b

stages

clock

mode

clock io

mod

Summary of Contents for Safari Series 1

Page 1: ...ncer jumps to the next step there is a chance the value stored in that step will be replaced with a new value The result is a random source that feels both random and evolutionary with an ever evolving pattern cycle Add to that adjustable pattern length adjustable stored voltage difference range the chance for triggers on clock subdivisions and the output becomes even more chaotic Size 4hp Depth 2...

Page 2: ...l also sets the chance a stage value will change Less chance to the left and more chance to the right Variation Control Determines the complexity of the output Less variation will trigger fewer gates and reduce the chances of gates triggering on sub divisions of the clock More variation increases the chances that a gate will trigger on the clock and sub divisions of the clock Out A Jack CV or gate...

Page 3: ... Internal Clock Mode LED2 lit Clock IO Jack functions as clock output jack Tap tempo using Clock Button Internal Gate Mode LED3 lit Clock IO Jack does not output a steady clock Instead Clock IO Jack functions as random gate output Tap tempo using Clock Button Free Running Mode Disconnects the Gibbon from the clock source to create unclocked chaotic updates Press and hold Clock Button for 3 seconds...

Page 4: ... register CV values Clock Trigger Passive Variation Mode The event that happens when the clock is triggered will use the chance algorithm of the last event that happened instead of its own chance algorithm This may or may not make sense but in practice it means there may be less chance a gate CV update will happen when the clock is triggered That explanation probably did not help Anyway Press and ...

Reviews: