
5.2 Timer
T
i m
e r
S
o
u
r
c
e
.
.
.
T i m
e r
T r i g g e r
T i m
e r A c t i v e
T i m
e r S t a r t
T i m
e r E n d
T
i m e r V a l u e
T i m e r S t a t u s
T i m e r D e l a y
T i m e r S t a r t V a l u e
T i m e r D u r a t i o n
T i m e r R e s e t ( )
A
c
t
i
v
a
t
i
o
n
R i s i n g E d g e
F a l l i n g E d g e
B o t h E d g e s
Figure 5.2: Timer Structure
5.2.1
Timer Usage
Timer delay and timer duration value needs to be configured accordingly. When a timer trigger
source is selected the timer is waiting for a trigger signal. Once this trigger signal has been
received, the timer starts first with the timer delay period, if the timer delay value is > 0, and
counts then for the specified timer duration.
When the timer trigger source is set to off (see Section 5.2.5), a software timer
reset command starts the timer immediately (see Section 5.2.4).
The current timer value can be read via software. A start value can also be set, which means,
that the timer starts from this configured value instead from zero.
5.2.2
Timer Status
The timer has different states, which depends on the configuration and usage. The current
state can be read out by the register TimerStatus. The following list shows the available states:
Timer Idle
Timer is idle, and trigger source selection is set to off.
Timer Trigger Wait
Timer is waiting for a timer trigger signal.
Timer Delay
Timer is in timer delay count period.
Timer Active
Time is active and counts for the specified timer duration.
Timer Completed
Timer completed indicates, that the timer reached the timer duration count.
The timer remains in this state, until a new timer trigger event has been received, or the
timer is reset by a software command (see Section 5.2.4)
5.2.3
Timer Active, -Start and -End Signal
Timer Active
An asserted timer active signal indicates, that the timer has started counting the
configured duration period. The timer active signal is internally routed to the I/O control
block and can there be selected for output on the physical output line or on one of the
available leds.
Timer Start
The timer start is an event, which is generated, when the timer starts with the
timer duration period.
Timer End
The timer end is an event, which is generated, when the timer arrives its configured
timer duration value.
The timer start and end event signals can be used to trigger other blocks, like counter, timer,
acquisition, frame or exposure control.
MAN078 12/2018 V1.1
45 of 111
Summary of Contents for MV0 CMOSIS Series
Page 10: ...1 Preface 10 of 111 MAN078 12 2018 V1 1...
Page 38: ...4 Image Acquisition 38 of 111 MAN078 12 2018 V1 1...
Page 52: ...8 Image Format Control 52 of 111 MAN078 12 2018 V1 1...
Page 78: ...12 Precautions 78 of 111 MAN078 12 2018 V1 1...
Page 88: ...14 Mechanical Considerations 88 of 111 MAN078 12 2018 V1 1...
Page 90: ...15 Troubleshooting 90 of 111 MAN078 12 2018 V1 1...
Page 96: ...18 Support and Repair 96 of 111 MAN078 12 2018 V1 1...