IC Data Sheets
8.
8.2
Diagram B01
, MP9403 (IC U701)
Figure 8-4 Internal block diagram and pin configuration
1
88
40_
3
0
3
_100406.ep
s
100406
Block diagram
Pinning information
BS
IN
SW
GND
SS
EN
COMP
FB
CONNECT EXPOSED PAD
AND GND PIN TO A CERTAIN
GROUND PLANE
1
2
3
4
8
7
6
5
TOP VIEW
INTERNAL
REGULATOR
S
IN
EN
+
ERROR
AMPLIFIER
6
υ
A
1.2V
OVP
RAMP
CLK
0.
8
V
0.
3
V
CURRENT
COMPARATOR
CURRENT
S
EN
S
E
AMPLIFIER
0.95V
S
HUTDOWN
COMPARATOR
COMP
SS
FB
GND
O
S
CILLATOR
3
40KHz
S
R
Q
S
W
B
S
IN
5V
OVP
IN <
3
.95V
+
Q
+
+
1.
3
V
+
+
+
--
--
--
--
--
--