Partner PT-5500, User Manual, Page: 7 / 52

v
T
ABLE OF
F
IGURES
Figure 1.1 Unpacking the PT-5500 ...............................................................................................1
Figure 1.2 Front-right view of PT-5500 ........................................................................................3
Figure 1.3 Rear-right view of PT-5500 .........................................................................................4
Figure 1.4 Connectors with cables disconnected ..........................................................................5
Figure 1.5 Adjusting the display....................................................................................................8
Figure 1.6 Adjusting the customer display ....................................................................................8
Figure 1.7 Connecting peripheral devices .....................................................................................9
Figure 3.1 Main BIOS menu .........................................................................................................16
Figure 3.2 Standard CMOS Features menu...................................................................................17
Figure 3.3 IDE Primary Master Submenu .....................................................................................18
Figure 3.4 Advanced Chipset Features menu ................................................................................21
Figure 3.5 DRAM Clock/Drive Control menu ..............................................................................22
Figure 3.6 AGP & P2P Bridge Control menu ...............................................................................24
Figure 3.7 CPU & PCI Bus Control menu ....................................................................................25
Figure 3.8 Integrated Peripherals menu.........................................................................................26
Figure 3.9 VIA OnChip IDE Device menu ...................................................................................27
Figure 3.10 VIA OnChip PCI Device menu....................................................................................28
Figure 3.11 Super IO Device menu .................................................................................................29
Figure 3.12 Power Management Setup menu..................................................................................31
Figure 3.13 IRQ/Event Activity Detect menu .................................................................................32
Figure 3.14 IRQs Activity Monitoring menu ..................................................................................33
Figure 3.15 PnP/PCI Configurations menu .....................................................................................34
Figure 3.16 PC Health Status menu.................................................................................................35
Figure 3.17 Frequency/Voltage Control menu ................................................................................36