RX-DT30
Function
I I
61 BYTCK
1 0 1 Byte clock output (Not used, open)
Sub-code frame clock signal output
Crystal frame clock signal output
(fCLK=7.35kHz,double=l4.7kHz)
Interpolation flag output (“H”
:
interpolation)
FLAG
1 0 1 Flag output (Not used, open)
0 Spindle servo phase synchronizing signal
/ 66 /
(Not used:open)
output
(
H
:
CLV, “L”
:
rough servo)
Frame resynchronizing signal output
70 IRST2 I Reset input through MASH circuit (“L” : Reset)
71
/TEST I Test input
l
IC701 (AN8802SCE1 V)
Servo Amplifier
Pin
Mark
l/O
Function
No.
1 PDAD I PDA channel signal input with delay
2 PDA I PDA channel signal input without delay
3 LPD I Laser PD connection
4 LD 0 Power supply for LD driving
RF amplifier output (Not used, open)
Capacitor connection for RF detection
11 CEA I Capacitor connection for HPF amplifier
12 GND
Groundconnection
13 LDON I ON/OFF input of LD
: ON,
: OFF)
TES I Tracking error shunt signal input
15
I Play signal input (“H” PLAY)
16 VWEL I Double speed
double,
single)
:
(“H”
code buffer mode)
29 FBAL I Focus balance signal input
30 VREF 0 Reference voltage output
31 PDB I Photo detection Bch input without delay
32 PDBD I Photo detection Bch input with delay
Summary of Contents for RX-DT30
Page 9: ...RX DT30 n Schematic Diagram 13 A SERVO CIRCUIT ZY z lC701 AN8802SCE1 V SERVO AMP ...
Page 10: ...P2 r _ _ _ _ _ _ _ _ _ _ _ RX DT ...
Page 12: ......
Page 13: ......
Page 14: ......
Page 15: ......
Page 17: ......
Page 18: ......
Page 19: ......
Page 20: ......
Page 21: ......
Page 22: ......
Page 31: ......
Page 33: ......
Page 34: ......
Page 35: ......
Page 36: ......
Page 37: ......