TX-SR403/8340
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-2
Q201: CS494003CQZ (Multi-Standard Audio Decoder)-2/11
TERMINAL DESCRIPTION
FILT1 --- Phase-Locked Loop Filter
Connects to an external filter for the on-chip phase-locked loop.
FILT2 --- Phase-Locked Loop Filter
Connects to an external filter for the on-chip phase-locked loop.
CLKIN, XTALI --- External Clock input / Crystal Oscillator input
CS494003 clock input. This pin accepts an external clock input signal that is used to drive the
internal core logic. When in internal clock mode (CLKSEL == VSS), this input is connected to
the internal PLL from which all internal clocks are derived. When in external clock mode
(CLKSEL == VDD), this input is connected to the DSP clock. Alternatively, a 12.288 MHz
crystal oscillator can be connected between XTALI and XTALO. INPUT
XTALO --- Crystal Oscillator Output
CLKSEL --- DSP Clock select
This pin selects the internal source clock. When CLKSEL is low, CLKIN is connected to the
internal PLL from which all internal clocks are derived. When CLKSEL is high, the PLL is
bypassed and the external clock directly drives all input logic. INPUT
FDAT7 --- DSPAB Bidirectional Data Bus
FA0, FSCCLK --- Host Parallel Address Bit Zero or Serial Control Port Clock
In parallel host mode, this pin serves as one of two address input pins used to select one of
four parallel resisters. In serial host mode, this pin serves as the serial control clock signal,
specifically as the SPI clock input. INPUT
FDAT6
FDAT5
FDAT4
FDAT3
FDAT2
FDAT1
FDAT0
Crystal oscillator output. OUTPUT
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
