background image

ECLTSSOP20EVB

http://onsemi.com

5

Evaluation Board Assembly Instructions

The 20

lead TSSOP evaluation board is designed for

characterizing devices in a 50 

W

 laboratory environment

using high bandwidth equipment. Each signal trace on the
board has a via, which has an option of placing a termination
resistor depending on the input/output configuration (see
Table 1, Configuration List). Table 11 contains the Bill of
Materials for this evaluation board.

Solder the Device on the Evaluation Board

The soldering can be accomplished by hand soldering or

soldering re

flow techniques. Make sure pin 1 of the device

is located next to the white dotted mark and all the pins are
aligned to the footprint pads. Solder the 20

lead TSSOP

device to the evaluation board.

Connecting Power and Ground Planes

For standard ECL lab setup and test, a split (dual) power

supply is required enabling the 50 

W

 internal impedance in

the oscilloscope to be used as a termination of the ECL
signals (V

TT

 = V

CC

 – 2.0 V, in split power supply setup, V

TT

is the system ground, V

CC

 is 2.0 V, and V

EE

 is –3.0 V or

–1.3 V; see Table 2, Power Supply Levels).

Table 2. Power Supply Levels

Power Supply

V

CC

V

EE

GND

5.0 V

2.0 V

3.0 V

0.0 V

3.3 V

2.0 V

1.3 V

0.0 V

2.5 V

2.0 V

0.5 V

0.0 V

Connect three banana jack sockets to V

CC

, V

EE

, and GND

labeled holes. Wire bond the appropriate device pin pad on
the bottom side of the board to V

CC

 and V

EE

 power stripes.

(Device specific, please see configuration for each desired
device. See Figure 5)

It is recommended to solder 0.01 

m

F capacitors to C4 and

C5 to reduce the unwanted noise from the power supplies.
C1, C2, and C3 pads are provided for 0.1 

m

F capacitor to

further diminish the noise from the power supplies. Adding
capacitors can improve edge rates, reduce overshoot and
undershoot.

Termination

All ECL outputs need to be terminated to V

TT

 (V

TT

 = V

CC

–2.0 V = GND) via a 50 

W

 resistor. 0402 chip resistor pads

are provided on the bottom side of the evaluation board to
terminate the ECL driver (More information on termination
is provided in AN8020). Solder the chip resistors to the
bottom side of the board between the appropriate input of the
device pin pads and the ground pads. For ease of assembly,
it is advised to place and solder termination resistors on its
vertical (side) position, instead of its original or flat position.

Installing the SMA Connectors

Each configuration indicates the number of SMA

connectors needed to populate an evaluation board for a
given configuration. Each input and output requires one
SMA connector. Attach all the required SMA connectors
onto the board and solder the connectors to the board on J1
through J20. Please note that alignment of the signal
connector pin of the SMA can influence the lab results. The
reflection and launch of the signals are largely influenced by
imperfect alignment and soldering of the SMA connector.

Validating the Assembled Board

After assembling the evaluation board, it is recommended

to perform continuity checks on all soldered areas before
commencing with the evaluation process. Time Domain
Reflectometry (TDR) is another highly recommended
validation test.

Summary of Contents for ECLTSSOP20EVB

Page 1: ...ll of Materials This manual should be used in conjunction with the device data sheet which contains full technical details on the device specifications and operation Board Lay Up The 20 lead TSSOP evaluation board is implemented in four layers with split dual power supplies see Figure 3 Evaluation Board Lay Up For standard ECL lab setup and test a split dual power supply is essential to enable the...

Page 2: ...ed to be versatile and accommodate several different configurations The input output and power pin layout of the evaluation board is shown in Figures 4 and 5 The evaluation board has at least eight possible configurable options Table 1 list the devices and the relevant configuration that utilizes this PCB board Lists of components and simple schematics are located in Figures 6 through 12 Place SMA...

Page 3: ...ECLTSSOP20EVB http onsemi com 3 Figure 4 Evaluation Board Layout Top View Bottom View ...

Page 4: ...in 18 Pin 17 Pin 16 Pin 15 Pin 14 Pin 13 Pin 12 Pin 11 Figure 5 Enlarged Bottom View of the Evaluation Board Table 1 Configuration List Configuration Comments Device 1 See Figure 6 EP14 LVEP14 2 See Figure 7 EP17 LVEP17 3 See Figure 8 EP29 4 See Figure 9 EP40 5 See Figure 10 EP56 LVEP56 6 See Figure 11 EP57 7 See Figure 12 EP139 ...

Page 5: ...desired device See Figure 5 It is recommended to solder 0 01 mF capacitors to C4 and C5 to reduce the unwanted noise from the power supplies C1 C2 and C3 pads are provided for 0 1 mF capacitor to further diminish the noise from the power supplies Adding capacitors can improve edge rates reduce overshoot and undershoot Termination All ECL outputs need to be terminated to VTT VTT VCC 2 0 V GND via a...

Page 6: ...APACITOR 0 01 mF 0805 CHIP CAPACITOR 0 01 mF 0402 CHIP RESISTOR 50 W Table 3 Configuration 1 Device EP14 and LVEP14 Device J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Connector Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes No Yes Yes Yes Yes Yes Yes No Yes No Resistor No No No No No No No No No No No Yes Yes Yes No Yes Yes...

Page 7: ... 0 01 mF 0805 CHIP CAPACITOR 0 01 mF 0402 CHIP RESISTOR 50 W Table 4 Configuration 2 Device EP17 and LVEP17 Device J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Connector No Yes Yes Yes Yes Yes Yes Yes Yes Yes No Yes Yes Yes Yes Yes Yes Yes Yes No Resistor No Yes Yes Yes Yes Yes Yes Yes Yes No No No No No No No No No N...

Page 8: ...NANA JACK PLUG J3 J8 0603 CHIP CAPACITOR 0 1 mF J15 J18 J1 Table 5 Configuration 3 Device EP29 Device J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Connector Yes Yes Yes Yes Yes Yes Yes Yes Yes No No Yes Yes Yes Yes Yes Yes Yes Yes No Resistor Yes No Yes Yes Yes Yes Yes Yes Yes No No Yes Yes No No No No Yes Yes No Powe...

Page 9: ...vice EP40 Options 1 2 Device J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Option 1 Internal Termination Resistor Configuration Connector No Yes Yes Yes Yes Yes Yes Yes Yes Yes No No No Yes Yes Yes Yes No Yes No Resistor No No No No No No No No No No No No No No No No No No No No Power VEE Gnd Gnd No No No No Gnd Gnd N...

Page 10: ...BANANA JACK PLUG 0603 CHIP CAPACITOR 0 1 mF J15 J18 J1 J10 Table 7 Configuration 5 Device EP56 and LVEP56 Device J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Connector Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes No Yes Yes No Yes Yes Yes Yes Yes No Resistor Yes Yes No Yes Yes Yes Yes No Yes Yes No No No No Yes Yes Yes No ...

Page 11: ...ANA JACK PLUG J3 J8 0603 CHIP CAPACITOR 0 1 mF J15 J18 Table 8 Configuration 6 Device EP57 Device J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Connector No Yes Yes Yes Yes Yes Yes Yes Yes No No Yes Yes No Yes Yes No Yes Yes No Resistor No Yes Yes Yes Yes Yes Yes Yes Yes No No No No No No No No Yes Yes No Power VCC No ...

Page 12: ...RS BANANA JACK PLUG J3 0603 CHIP CAPACITOR 0 1 mF J15 J18 J10 Table 9 Configuration 7 Device EP139 Device J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Connector No Yes Yes Yes Yes Yes Yes No Yes Yes No Yes Yes Yes Yes Yes Yes Yes Yes No Resistor No Yes Yes Yes Yes No Yes No Yes Yes No No No No No No No No No No Power ...

Page 13: ...dual power supply is required enabling the 50 W internal impedance in the oscilloscope to be used as a termination of the ECL signals VTT VCC 2 0 V in split power supply setup VTT is the system ground VCC is 2 0 V and VEE is 3 0 V or 1 3 V see Table 10 2 Connect a signal generator to the input SMA connectors Setup input signal according to the device data sheet 3 Connect a test measurement device ...

Page 14: ... Capacitor Johanson Dielectric 0603 0 01 mF 500R14Z100MV4E http www johansondielectrics com 0805 0 01 mF 500R15Z100MV4E 0603 0 1 mF 250R14Z101MV4E Chip Resistor Panasonic 0402 50 W 1 Precision Think Film Chip Resistor ERJ 2RKF49R9X http www panasonic com Evaluation Board ON Semiconductor TSSOP 20 Evaluation Board ECLTSSOP20EVB http www onsemi com Device Samples ON Semiconductor TSSOP 20 Package De...

Page 15: ...ECLTSSOP20EVB http onsemi com 15 Figure 14 Gerber Files Top View Second Layer Ground Plane ...

Page 16: ...ECLTSSOP20EVB http onsemi com 16 Figure 15 Gerber Files Third Layer Power and Ground Plane Left side VCC Right side VEE Middle Box Ground Bottom Layer ...

Page 17: ...tems or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction or any devices intended for implantation in the human body Should you purchase or use the board for any such unintended or unauthorized application you shall indemnify and hold ON Semiconductor and its officers employees subsidiaries affiliates and distributors harmless ...

Reviews: