NXP Semiconductors
TR1329
Systems & Applications
TR1329
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
User Manual
Rev. 01.20
— 31 January 2018
10 of 19
Table 6.
MII Connector Pinning
Pin
Signal
Signal Pin
1 TJA1100_WAKE
TJA1100_INH 2
3 TJA1100_RSTN
GND 4
5 TJA1100_INT
GND 6
7 TJA1100_MDC
GND 8
9 TJA1100_MDIO
GND 10
11 TJA1100_EN
GND 12
13 TJA1100_TXER
GND 14
15 TJA1100_TXD0
GND 16
17 TJA1100_TXD1
GND 18
19 TJA1100_TXD2
GND 20
21 TJA1100_TXD3
GND 22
23 TJA1100_TXEN
GND 24
25 TJA1100_TXCLK
GND 26
27 TJA1100_RXCLK
GND 28
29 TJA1100_RXD0
GND 30
31 TJA1100_RXD1
GND 32
33 TJA1100_RXD2
GND 34
35 TJA1100_RXD3
3V3 36
37 TJA1100_RXDV
GND 38
39 TJA1100_RXER
BAT 40
