
Media Local Bus (MLB)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
27-5
0x0000_001C
VCCR—Version Control Configuration Register
R
0x0000_0020
SBCR—Synchronous Base Address Configuration Register
R/W
0x0000_0024
ABCR—Asynchronous Base Address Configuration Register
R/W
0x0000_0028
CBCR—Control Base Address Configuration Register
R/W
0x0000_002C
IBCR—Isochronous Base Address Configuration Register
R/W
0x0000_0030
CICR—Channel Interrupt Configuration Register
R
Table 27-6. Channel Configuration Registers
Offset from
MLB_BASE
(
0xC3F8_4000)
Channel n Register (n = 0..15)
Access
n × 0x10
CECRn—Channel n Entry Configuration Register
R/W
n × 0x10
CSCRn—Channel n Status Configuration Register
R/W
n × 0x10
CCBCRn—Channel n Current Buffer Configuration Register
R
n × 10
CNBCRn—Channel n Next Buffer Configuration Register
R/W
n × 0x04
LCBCRn—Local Channel n Buffer Configuration Register
R/W
Table 27-7. MLB Memory Map
Offset from
MLB_BASE
(
0xC3F8_4000)
Register
Access
Reset Value
Section/Page
0x0000
DCCR—Device Control Configuration Register
R/W
1
0x0000_0000
0x0004
SSCR—System Status Configuration Register
R/W
0x0000_0000
0x0008
SDCR—System Data Configuration Register
R
0x0000_0000
0x000C
SMCR—System Mask Configuration Register
R/W
0x0000_0060
0x001C
VCCR—Version Control Configuration Register
R
0x0300_0202
0x0020
SBCR—Synchronous Base Address Configuration Register
R/W
0x0000_0000
0x0024
ABCR—Asynchronous Base Address Configuration Register
R/W
0x0000_0000
0x0028
CBCR—Control Base Address Configuration Register
R/W
0x0000_0000
0x002C
IBCR—Isochronous Base Address Configuration Register
R/W
0x0000_0000
0x0030
CICR—Channel Interrupt Configuration Register
R
0x0000_0000
0x0040
CECR0—Channel 0 Entry Configuration Register
R/W
0x0000_0000
0x0044
CSCR0—Channel 0 Status Configuration Register
R/W
0x8000_0000
Table 27-5. Configuration Registers (continued)
Offset from
MLB_BASE
(
0xC3F8_4000)
Name
Access
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...