NXP Semiconductors PN7360AUEV, User Manual

Page: 105 / 345

NXP Semiconductors
UM10858
PN7462 family HW user manual
UM10858 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2018. All rights reserved.
User manual
COMPANY PUBLIC Rev. 1.4 — 14 May 2018
314514
105 of 345
Table 119. PCR_GPREG3_REG (address offset 0xCC)
Bit Symbol Access Value Description
31:0 PCR_GPREG3 rw 0x00 general-purpose register for SW
Table 120. PCR_GPREG4_REG (address offset 0xD0)
Bit Symbol Access Value Description
31:0 PCR_GPREG4 rw 0x00 general-purpose register for SW
Table 121. PCR_GPREG5_REG (address offset 0xD4)
Bit Symbol Access Value Description
31:0 PCR_GPREG5 rw 0x00 general-purpose register for SW
Table 122. PCR_GPREG6_REG (address offset 0xD8)
Bit Symbol Access Value Description
31:0 PCR_GPREG6 rw 0x00 general-purpose register for SW
Table 123. PCR_GPREG7_REG (address offset 0xDC)
Bit Symbol Access Value Description
31:0 PCR_GPREG7 rw 0x00 general-purpose register for SW
Table 124. PCR_GPIO_INT_ACTIVE_LOW_REG (address offset 0xE0)
Bit Symbol Access Value Description
31:12 RESERVED rw 0x00 Reserved
11
GPIO12_INTR_ACTIVE_LO
W
rw 0x00
indicates if GPIO12 interrupts are active low/falling edge.
0 - Active_high/Rising edge
1 - Active_low/falling edge.
10
GPIO11_INTR_ACTIVE_LO
W
rw 0x00
indicates if GPIO11 interrupts are active low/falling edge.
0 - Active_high/Rising edge;
1 - Active_low/falling edge.
9
GPIO10_INTR_ACTIVE_LO
W
rw 0x00
indicates if GPIO10 interrupts are active low/falling edge.
0 - Active_high/Rising edge;
1: Active_low/falling edge.
8
GPIO9_INTR_ACTIVE_LO
W
rw 0x00
indicates if GPIO9 interrupts are active low/falling edge.
0: Active_high/Rising edge;
1: Active_low/falling edge.
7 GPIO8_INTR_ACTIVE_LO
W
rw 0x00
indicates if GPIO8 interrupts are active low/falling edge.
0 - Active_high/Rising edge; 1 - Active_low/falling edge.