
Enhanced Time Processing Unit (eTPU2)
MPC5644A Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor
955
Figure 24-63. Flush Pipeline
24.5.9.4.6
HALT microinstruction
HALT is a microinstruction provided to implement software breakpoints (see
). Note that HALT is coded as a microinstruction format, not a field (see
Section 24.5.9.7, Microinstruction formats
). The execution of this instruction puts the microengine in halt
state. For more information about the implications of microengine halt state, see
. HALT is valid only if software breakpoints are enabled at the Debug interface
(signal ndedi_enable asserted). If software breakpoints are not enabled, HALT executes as a NOP and is
treated as an Illegal Instruction (see
Section 24.5.9.5, Illegal Instructions
).
24.5.9.4.7
NOP microinstruction
There is not a unique microinstruction with an assigned opcode to do No Operation. NOP microinstruction
is achieved through any of the formats shown on
Section Table 24-118., Microinstruction Formats
where
the user can assign to each individual field the corresponding value for “No Operation”. However, to
prevent future impacts of instruction changes on object code compatibility, the instruction value
0x4FFFFFFF should always be used for NOP.
24.5.9.5
Illegal Instructions
An instruction is considered illegal if any reserved field value is used, including when the fields marked
rsv in the instruction formats (see
) are assigned value 0. A HALT instruction is exceptionally
considered illegal when executed with software breakpoints disabled (see
). Global Exception may be issued up to two microcycles after instruction fetch. The
execution results of an illegal instruction on the microengine, channel logic or host interface are
unpredictable, except for the HALT case.
If the microengine decodes an illegal instruction, the following actions are taken:
•
a Global Exception is issued.
INSTR
A
No Flush (FLS = 1)
Flush (FLS = 0 or RTN = 0)
INSTR
A
branch
dispatch
return
branch
dispatch
return
branch/dispatch/
return executed
branch/dispatch/
return executed
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...