
FlexRay Communication Controller (FlexRay)
MPC5644A Microcontroller Reference Manual, Rev. 6
1538
Freescale Semiconductor
33.6.3.7.1
Receive FIFO configuration data
The CC provides two functional independent receive FIFOs, one per channel. The FIFOs have a common
subset of configuration data:
•
Receive FIFO System Memory Base Address Register (FR_RFSYMBADR)
•
Receive FIFO Periodic Timer Register (FR_RFPTR)
Each FIFO has its own set of configuration data. The configuration data are located in the following
registers:
•
Receive FIFO Watermark and Selection Register (FR_RFWMSR)
•
Receive FIFO Start Index Register (FR_RFSIR)
•
Receive FIFO Depth and Size Register (RFDSR)
•
Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)
•
Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)
•
Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)
•
Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)
•
Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)
33.6.3.7.2
Receive FIFO control data
The application can access the FIFOs at any time using the control bits in the following registers:
•
Global Interrupt Flag and Enable Register (FR_GIFER)
•
Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)
33.6.3.7.3
Receive FIFO status data
The current status of the receive FIFO is provided in the following register:
•
Global Interrupt Flag and Enable Register (FR_GIFER)
•
Receive FIFO A Read Index Register (FR_RFARIR)
•
Receive FIFO B Read Index Register (FR_RFBRIR)
•
Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)
33.6.4
FlexRay memory area layout
The CC supports a wide range of possible layouts for the FlexRay memory area. Two basic layout modes
can be selected by the FIFO address mode bit FR_MCR[FAM].
33.6.4.1
FlexRay memory area layout (FR_MCR[FAM] = 0)
shows an example layout for the FIFO address mode FR_MCR[FAM] = 0. In this mode, the
following set of rules applies to the layout of the FlexRay memory area:
•
The FlexRay memory area is one contiguous region.
•
The FlexRay memory area size is maximum 64 Kbytes.
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...