NXP Semiconductors MPC5566, Reference Manual

Page: 60 / 1268

Introduction
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 1-3
1.2 Block Diagram
Figure 1-1 is a block diagram of the MPC5566.
Figure 1-1. MPC5566 Block Diagram
Integer
execution
unit
Multiply
unit
LSU
BPU PCU
Instruction
unit
Core registers
e200z6 Core
Nexus
SPE
APU
GPRs (64 bits)
SPRs
JTAG
Exception
handler
Timer unit
(TB, DEC,
FIT, WDT)
VLE
MMU
Unified
32-KB
cache
eTPU
XBAR
control
EBI
control
FBIU
eDMA
control
Interrupt controller
SIU eMIOS
DSPI eSCI FlexCAN eQADC
FMPLL
EBI
Flash
eDMA
S
ystem
Bus Cro
ssbar Switch (XBAR)
Peripheral Bridge B (PBRIDGE B) Peripheral Bridge A (PBRIDGE A)
Master
Master Slave
BAM
NDI
x4 x2 x4 x2
2
Legend
e200z6 core components
APU – Auxiliary processing unit
BIU – Bus interface unit
BPU – Branch processing unit
DEC – Decrementer
FIT – Fixed interval timer
GPR – General-purpose register
JTAG – JTAG controller
LSU – Load/store unit
MMU – Memory management unit
PCU – Program counter unit
SPE – Signal processing engine
SPR – Special purpose register
TB – Time base
VLE – Variable length encoding
WDT – Watchdog timer
FEC
control
FEC
Master
Slave
MPC5566 device modules
BAM – Boot assist module
CAN – Controller area network (FlexCAN)
DSPI – Deserial/serial peripheral interface
EBI – External bus interface
ECSM – Error correction status module
EMI – External master interface
eDMA – Enhanced direct memory access
eMIOS – Enhanced modular I/O system
eQADC – Enhanced queued analog/digital converter
eSCI – Enhanced serial communications interface
eTPU – Enhanced time processing units
FBIU – Flash bus interface unit
FEC – Fast Ethernet controller
FMPLL – Frequency modulated phase-locked loop
NDI – Nexus developmental interface
SIU – System integration unit
SRAM – Internal static RAM
VRC – Voltage regulator controller
XBAR – System bus crossbar switch
3 MB
(64 ch)
Internal
SRAM
VRC
– System bus
Master
Slave
Slave
Slave
Slave
128 KB
ECSM
EMI
engines