
NXP Semiconductors
MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
2.1 i.MX RT117H microcontroller
The i.MX RT117x crossover MCUs are part of the NXP EdgeVerse edge computing
platform, having core frequency up to 1 GHz. This ground-breaking family combines
superior computing power and multiple media capabilities with ease-of-use and real-time
functionality. The dual-core i.MX RT117H MCU runs on the Arm Cortex-M7 core at 1 GHz
and Arm Cortex-M4 core at 400 MHz, while providing advanced security.
2.1.1 Characteristics
The following are some major characteristics of the i.MX RT117H MCU:
•
The i.MX RT117H MCU embeds 2 MB on-chip RAM in total, including 512 KB RAM,
which can be flexibly configured as TCM or general-purpose on-chip RAM
•
The i.MX RT117H MCU integrates an advanced power management module with DC-
DC and LDO that reduces the complexity of external power supply and simplifies power
sequencing
•
Its memory controller supports a wide variety of external modules, including SDRAM
(up to x32), single/dual/quad/octal SPI NOR flash (up to two), HyperRAM/Flash, and
SD cards
•
Its interfaces connect peripherals, such as camera sensors, displays, and WLAN or
Bluetooth radio
•
Similar to the i.MX processors, the i.MX RT117H MCU embeds rich audio and
video features, including parallel CSI/DSI and MIPI CSI/DSI, graphics accelerator,
microphone PDM input or MQS, and I2S audio interfaces
2.1.2 Boot mode configuration
The i.MX RT117H MCU has four boot modes, with one reserved for NXP use. The boot
mode is selected based on the values stored in bits 1:0 of the BOOT_MODE register of
the MCU, as described in the table below.
BOOT_MODE[1]
BOOT_MODE[0]
Selected boot mode
0
0
Boot from Fuses
0
1
Serial Downloader
1
0
Internal Boot
1
1
Reserved
Table 5. Boot mode selection
The table below explains how BOOT_MODE register bits 1:0 are mapped to MCU pins /
board signals on the SLN-TLHMI-IOT board.
BOOT_MODE
register bit
MCU pin name
(number)
Boot mode function
Board signal
BOOT_MODE[0]
GPIO_LPSR_02 (P6)
BOOT_MODE0
SRC_BOOT_MODE00
BOOT_MODE[1]
GPIO_LPSR_03 (T7)
BOOT_MODE1
SRC_BOOT_MODE01
Table 6. BOOT_MODE register bit - MCU pin mapping
On the SLN-TLHMI-IOT board, MCU boot mode can be controlled using jumper J203, as
shown in the table below.
Jumper J203 setting
MCU boot mode
1-2 shorted (default setting)
Internal Boot
Table 7. MCU boot mode control on SLN-TLHMI-IOT board
MCU-SMHMI-HDUG
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2022. All rights reserved.
User guide
Rev. 0 — 4 November 2022
7 / 27