
Similarly, when the channel (n+1) CHF bit is set, both edges were captured and the
captured values are ready for reading in the C(n)V and C(n+1)V registers.
41.5.26.2 Continuous Capture mode
The Continuous Capture mode is selected when (DECAPEN = 1), and (channel (n) MSA
= 1). In this capture mode, the edges at the channel (n) input are captured continuously.
The channel (n) ELSB:ELSA bits select the initial edge to be captured, and channel (n+1)
ELSB:ELSA bits select the final edge to be captured.
The edge captures are enabled while DECAP bit is set. For the initial use, first the
channel (n) CHF and channel (n+1) CHF bits must be cleared, and then DECAP bit must
be set to start the continuous measurements.
When the channel (n+1) CHF bit is set, both edges were captured and the captured values
are ready for reading in the C(n)V and C(n+1)V registers. The latest captured values are
always available in these registers even after the DECAP bit is cleared.
In this mode, it is possible to clear only the channel (n+1) CHF bit. Therefore, when the
channel (n+1) CHF bit is set again, the latest captured values are available in C(n)V and
C(n+1)V registers.
For a new sequence of the measurements in the Dual Edge Capture – Continuous mode,
clear the channel (n) CHF and channel (n+1) CHF bits to start new measurements.
41.5.26.3 Pulse width measurement
If the channel (n) is configured to capture rising edges (channel (n) ELSB:ELSA = 0:1)
and the channel (n+1) to capture falling edges (channel (n+1) ELSB:ELSA = 1:0), then
the positive polarity pulse width is measured. If the channel (n) is configured to capture
falling edges (channel (n) ELSB:ELSA = 1:0) and the channel (n+1) to capture rising
edges (channel (n+1) ELSB:ELSA = 0:1), then the negative polarity pulse width is
measured.
The pulse width measurement can be made in
.
The following figure shows an example of the Dual Edge Capture – One-Shot mode used
to measure the positive polarity pulse width. The DECAPEN bit selects the Dual Edge
Capture mode, so it remains set. The DECAP bit is set to enable the measurement of next
positive polarity pulse width. The channel (n) CHF bit is set when the first edge of this
pulse is detected, that is, the edge selected by channel (n) ELSB:ELSA bits. The channel
(n+1) CHF bit is set and DECAP bit is cleared when the second edge of this pulse is
Chapter 41 FlexTimer Module (FTM)
Kinetis KE1xF Sub-Family Reference Manual, Rev. 4, 06/2019
NXP Semiconductors
1087
Summary of Contents for KE1xF Series
Page 2: ...Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 2 NXP Semiconductors...
Page 138: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 138 NXP Semiconductors...
Page 360: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 360 NXP Semiconductors...
Page 490: ...Interrupts Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 490 NXP Semiconductors...
Page 562: ...Boot Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 562 NXP Semiconductors...
Page 706: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 706 NXP Semiconductors...
Page 736: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 736 NXP Semiconductors...
Page 866: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 866 NXP Semiconductors...
Page 1164: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 1164 NXP Semiconductors...
Page 1178: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 1178 NXP Semiconductors...
Page 1380: ...Usage Guide Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 1380 NXP Semiconductors...
Page 1472: ...Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 1472 NXP Semiconductors...
Page 1482: ...Kinetis KE1xF Sub Family Reference Manual Rev 4 06 2019 1482 NXP Semiconductors...