NI 6583R User Guide and Specifications
10
ni.com
Note
For the DIO and PFI lines, drive the GPIO Direction high for output and low for input.
For CLK OUT, drive the GPIO Direction high for enable and low for disable.
DDC A
(Single-ended I/O)
DIO 26
GPIO_50_n
GPIO_50
DIO 27
GPIO_13_n
GPIO_13
DIO 28
GPIO_32_n
GPIO_32
DIO 29
GPIO_31_n
GPIO_31
DIO 30
GPIO_49_n
GPIO_49
DIO 31
GPIO_33_n
GPIO_33
PFI 1
GPIO_0_n
GPIO_0
PFI 2
GPIO_18_n
GPIO_18
PFI 3
GPIO_1_n
GPIO_1
STROBE
GClk_SE
—
CLK OUT
GPIO_17_n
GPIO_17
(as enable)
Table 4.
NI 6583 Single-Ended Signals and NI FlexRIO FPGA Module Signals (Continued)
NI 6583
NI FlexRIO FPGA Module
Connector
Signal Name
GPIO I/O
GPIO Direction