\\\\\\\\\\\\
AP P E N D I X
AP P E N D I X
AP P E N D I X
> > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > >
> > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > >
88
Manual SDs-01 E 3.2.2003 18:26 Uhr Seite 14
38
Pin Assignment of the Connectors
Mains
Universal Inputs,
WCLK + Video Outputs
1 Signal
2 Ground
1
1 Neutral (blue; USA: white)
2 Protective earth (green/yellow; USA: green)
3 Live, phase (brown; USA: black)
2
3
1
3
2
1 Audio ground
2 a conductor (hot / +)
3 b conductor (cold / -)
2
3
1
1 Audio ground
2 a conductor (hot / +)
3 b conductor (cold / -)
AES/EBU XLR Output
AES/EBU XLR Input
S/P-DIF Cinch Input / Output
1 Audio signal
2 Audio ground
1
2
2
1
AES11 CLOCK RATES
Dividers/Factors
Basic Clock: 32.0 kHz
Basic Clock: 44.1 kHz
Basic Clock: 48.0 kHz
/ 2
16.0*
22.05*
24.0*
x 1
32.0
44.1
48.0
x 2
64.0
88.2
96.0
x 4
128.0
176.4
192.0
*) Generatable only, not synchronizable!
S/P-DIF CLOCK RATES
Dividers/Factors
Basic Clock: 32.0 kHz
Basic Clock: 44.1 kHz
Basic Clock: 48.0 kHz
/ 2
16.0*
22.05*
24.0*
x 1
32.0
44.1
48.0
x 2
64.0
88.2
96.0
x 4
128.0
176.4
192.0
*) Generatable only, not synchronizable!
Summary of Contents for iclock
Page 1: ...REDUNDANT MULTIPLE CLOCK SYNTHESIZER AND VIDEO REFERENCE GENERATOR VERSION 2 23...
Page 2: ......
Page 4: ......
Page 6: ......
Page 32: ...ANHANG ANHANG ANHANG 88 32...
