Motorola Symbol PL4507, Integration Manual

Page: 38 / 424

2 - 10 Symbol PL4507 Decoder Integration Guide
HOST_AIM_WAKE* Signal functions as
aiming pattern
control when the
PL4507 is not in a
low power state In 11 L = Aiming pattern
on
H= Aiming pattern
off See Typical Input Circuit .
Set the appropriate parameters
for this signal to function
properly.
Signal functions as a
wakeup only when
the PL4507 is in a
low power state L = Wake up
PL4507 from a
power down state
H = No action
HOST_TRIGGER* Used to start a
decode session In 12 L = Start session
H = Inactive See Typical Input Circuit .
HOST_3P3 +3.3 V power supply In 13 PL4507 supply voltage
GND System ground 14 PL4507 power supply return
Reserved 15
GND System ground 16 PL4507 power supply return
Reserved 17
HOST_3P3 +3.3 V power supply In 18 PL4507 supply voltage
Reserved 19
Reserved 20
Reserved 21
GND System ground 22 PL4507 power supply return
HOST_USB_P Positive differential
data signal for the
USB bus In/
Out
23 USB 2.0 full speed bus
HOST_USB_N Negative differential
data signal for the
USB bus In/
Out
24 USB 2.0 full speed bus
GND System ground 25 PL4507 power supply return
HOST_5V +5.0V power supply In 26 PL4507 supply voltage
HOST_5V +5.0V power supply In 27 PL4507 supply voltage
ILLUM_EN_OUT External illumination
control signal Out 28 L = Illumination on
H = Illumination off Reserved for external
illumination control. Control line
can only source/sink 5 mA.
HOST_SYS_CFG0 System configuration
bits In 29 Used to determine which host
interface is used after reset state.
See
Table 1-3 on page 1-4 .
HOST_SYS_CFG1 In 30
Table 2-3
Symbol PL4507 Signal Descriptions (Continued)
Signal Name Description Dir
Host
Connector
Pin
Control State Comments
Note: Signal directions are listed relative to the PL4507 decoder module.