Motorola MPC860 PowerQUICC, User Manual

Page: 445 / 1106

16-19 MPC860 PowerQUICC UserÕs Manual MOTOROLA
Part IV. Hardware Interface
16.5.1.1 Chip-Select Assertion Timing
The banks selected by the GPCM support an option to output CS at different timings with
respect to the external address bus. Depending on the value of the ACS Þeld (plus an
additional cycle if TRLX = 1), CS can be output as follows
¥ Simultaneous with the external address
¥ One quarter of a clock cycle later
¥ One half of a clock cycle later
Figure 16-16 shows a basic connection between the MPC860 and an external peripheral
device. Here, CS (the strobe output for the memory access) is connected directly to CE of
the memory device and R/W is connected to the respective R/W in the peripheral device.
1
SCY is the number of wait cycles from the option register.
Table 16-11. GPCM Strobe Signal Behavior
Option Register Attributes Signal Behavior
TRLX Access ACS CSNT
Address to CS
Asserted
CS Negated to
Address/Data Invalid
WE Negated to
Address/Data Invalid
Total Cycles
0 Read 00 x 0 1/4* Clock x 2+SCY
1
0 Read 10 x 1/4*Clock 1/4*Clock x 2+SCY
0 Read 11 x 1/2*Clock 1/4*Clock x 2+SCY
0 Write 00 0 0 1/4*Clock 1/4*Clock 2+SCY
0 Write 10 0 1/4*Clock 1/4*Clock 1/4*Clock 2+SCY
0 Write 11 0 1/2*Clock 1/4*Clock 1/4*Clock 2+SCY
0 Write 00 1 0 1/4*Clock 1/2*Clock 2+SCY
0 Write 10 1 1/4*Clock 1/2*Clock 1/2*Clock 2+SCY
0 Write 11 1 1/2*Clock 1/2*Clock 1/2*Clock 2+SCY
1 Read 00 x 0 1/4*Clock x 2+2*SCY
1 Read 10 x (1+1/4)*Clock 1/4*Clock x 3+2*SCY
1 Read 11 x (1+1/2)*Clock 1/4*Clock x 3+2*SCY
1 Write 00 0 0 1/4*Clock 1/4*Clock 2+2*SCY
1 Write 10 0 (1+1/4)*Clock 1/4*Clock 1/4*Clock 3+2*SCY
1 Write 11 0 (1+1/2)*Clock 1/4*Clock 1/4*Clock 3+2*SCY
1 Write 00 1 0 1/4*Clock 1+1/2*Clock 3+2*SCY
1 Write 10 1 (1+1/4)*Clock 1+1/2*Clock 1+1/2*Clock 4+2*SCY
1 Write 11 1 (1+1/2)*Clock 1+1/2*Clock 1+1/2*Clock 4+2*SCY