
miniDSP Ltd, Hong Kong /
/ Features and specifications subject to change without prior notice
9
2.2
USB
(A
UDIO
+
DC
POWER
)
The UMA-8 is USB self powered. A single USB connection to your PC/Mac will suffice to provide power to the
unit and stream bidirectional audio simultaneously.
To record audio from the
UMA-8
, connect the USB port of the
UMA-8
to a USB 2.0 port on your computer using
the supplied cable. The UMA-8 should also be connected for initial driver installation under Windows.
2.3
I2S
EXPANSION HEADER PINOUTS
Headers J3 is provided for connection of I/O circuitry via I2S. The pinouts are shown in Table 1.
In the current firmware, only J3.1 / I2S_OUT0 is enabled as “
SPEAKER OUTPUTS
”
Table 1. J3 expansion header pinout
J3.1 - I2S_OUT_0
J3.2 - I2S_IN_0
J3.3 - I2S_OUT_1
J3.4 - I2S_IN_1
J3.5 - I2S_OUT_2
J3.6 - I2S_IN_2
J3.7 - I2S_OUT_3
J3.8 - I2S_OUT_4
J3.9 - MCLK
J3.10 - I2S_BCLK
J3.11 - GND
J3.12 - I2S_LRCLK
2.4
I2S
OVERVIEW
I2S, or Inter IC Sound, is an electrical serial bus used to interface digital audio devices at the chip and circuit
board level. An I2S interface consists of up to three clocks, and a data line for each pair of channels. There are
three types of clock:
MCLK
The master clock that the UMA-8 uses internally. This clock is always provided as an output by
the UMA-8, and connected circuitry can choose whether or not to use it.
LRCLK
The frame synchronization clock, also known as the word clock. This clock is equal to the
sampling frequency (Fs) of the audio signal.
BCLK
The bit clock (also known as shift clock or system clock). This is always equal to 64 x Fs.
Table 2. I2S clock ratios
Firmware
Sample Rate
Master clock (MCLK) Bit clock (BCLK) MCLK/LRCLK
2ch DSP
Mode
16 kHz
24.576 MHz
1.024 MHz
1536
8ch RAW
Mode
11.2/16/32/44.1/48kHz
24.576 MHz
1.024 MHz