VSC8584 Evaluation Board
VPPD-03500 VSC8584 User Guide Revision 1.0
10
1.
2.
3.
4.
5.
6.
1.
2.
3.
4.
5.
6.
1.
2.
3.
4.
5.
6.
Steps for SGMI forwarding port 0 ↔ port 1:
Set up the Copper traffic source (i.e., IXIA or Smartbits)
Connect an Ethernet cable to an RJ-45 Port 0.
Connect two matched coax cables as follows:
J1 <TDIN0+> to J6 <>
J2 <TDIN0-> to J7 <RXDOUT1→
J5 <RXDOUT0-> to J10 <TXDIN1→
J4 <> to J9 <>
Write using the "Micro Page Registers" window: 18'd 0 × 80F0.
When “Micro Page” 18’d is read back, bit 15 will clear.
Linkup bit is in MII Reg 1, bit 2 (MII 1.2), read twice to update
4.4.4
Fiber Media Operation (1000BASE-X)
Follow all steps in section 3.4.2 with fiber media connection to (IXIA) and add the following steps.
Write using the “Micro Page Registers” window: 18’d 0 × 8FC1. (Global)
When “Micro Page” 18’d is read back, bit 15 will clear.
Write “MII Register” (PHY 0) 23’d 0 × 0204 (Sets Media Mode)
Write “MII Register” (PHY0) 0’d 0 × 9040 (SW Reset for media mode setting to have effect)
Write “Extended MII Register” (PHY0) 19’d 0 × 0001 (Flip SIGDET polarity if necessary)
Write “MII Register” (PHY0) 0’d 0 × 0004 (Disable Auto Neg if necessary)
Traffic should be flowing.
4.4.5
Fiber Media Operation (100BASE-FX)
Follow all steps in section 3.4.2 with fiber media connection to (IXIA) and add the following steps.
Write using the “Micro Page Registers” window: 18’d 0x8FD1. (Global)
When “Micro Page” 18’d is read back, bit 15 will clear.
Write “MII Register” (PHY 0) 23’d 0x0304 (Sets Media Mode)
Write “MII Register” (PHY0) 0’d 0x9040 (SW Reset for media mode setting to have effect)
Write “Extended MII Register” (PHY0) 19’d 0x0001 (Flip SIGDET polarity if necessary)
Write “MII Register” (PHY0) 0’d 0x0004 (Disable Auto Neg if necessary)
Traffic should be flowing.
4.5
Useful Registers
4.5.1
Ethernet Packet Generator
ExtMII 29E is the Ethernet Packet Generator register. Refer to datasheet for configuration options.
A Good CRC packet counter is in ExtMII 18.13:0. A read of the register reads back the good CRC packets
and then clears the register so the subsequent reads will be 0 if no traffic has been received. If traffic
has been received since the last read, bit 15 will be set.
4.5.2
Copper PHY Error Counters
Idle errors = MII 10.7:0
RX errors = MII 19.7:0
False carrier = MII 20.7:0
Disconnects = MII 21.7:0
CRC errors = ExtMII 23.7:0
4.5.3
Fiber PHY Error Counters
Good RX CRC packets = Ext3MII 28.13:0
Bad RX CRC packets = Ext3MII 29.7:0
Good TX CRC packets = Ext3MII 21.13:0
Bad TX CRC packets = Ext3MII 22.7:0
