manualshive.com logo in svg

Micrel KSZ8873FLL, User Manual, Page: 8 / 10

Share
Download
Micrel KSZ8873FLL User Manual Download Page 8

KSZ8873MLL/FLL/RLL Evaluation Board User’s Guide 

 

Micrel, Inc. 

 

January 11, 2011 

Confidential 

 

Rev. 1.1 

8/10

 

 

5.  The  KSZ8873MLL/FLL/RLL  will  power  up  in  its  default  configuration  if  there  is  no 

information in the EEPROM. 

6.  Click the software icon to invoke the software to program the desired settings into the 

             EEPROM. See the Micrel Switch Configuration Software User Guide for details. 

7.  Press the manual reset button. The KSZ8873MLL/FLL/RLL will reset and read the new 

            configuration in the EEPROM. After reset, the KSZ8873MLL/FLL/RLL is ready for normal  
            operation.  

 

Table 3: EEPROM Mode Settings 

Jumper 

Description 

Setting 

JP9 

SPIQ 

Closed 

JP3 

SCL_MDC_SW 

Closed 

JP34 

SCL_MDC 

Closed 

JP35 

SDA_MDIO 

Closed 

JP25 

Serial Bus Config. (P2LED0) 

Pins 2-3 closed 

JP21 

Serial Bus Config. (P2LED1) 

Pins 2-3 closed 

 
 

4.3  SPI Slave Mode 

 

From SPI interface to the KSZ8873MLL/FLL/RLL, use a USB to SPI converter that 
allows accessing all of the KSZ8873MLL/FLL/RLL features and registers. The user can 
easily access the SPI interface using a computer connected to the evaluation board’s USB 
port interface. Micrel provides a Windows 2000/XP based program for the user to 
evaluate the KSZ8873MLL/FLL/RLL’s full feature set.  In addition to all the registers 
available via EEPROM programming, a host CPU connected to the 
KSZ8873MLL/FLL/RLL’s SPI interface will be able to access all static MAC entries, the 
VLAN table, dynamic MAC address table and the MIB counters.  

To prepare the KSZ8873MLL/FLL/RLL evaluation board for SPI mode 
configuration follow these steps:  
 

1.  Install the Micrel Switch Configuration Software on your computer.  
2.  Set JP3, JP9, JP21, JP25, JP34 and JP35 as specified in Table 4 for SPI mode 
configuration.  

Table 4: SPI Slave Mode Settings 

Jumper 

Description 

Setting 

JP9 

SPIQ 

Open 

JP3 

SCL_MDC_SW 

Open 

JP34 

SCL_MDC 

Closed 

JP35 

SDA_MDIO 

Closed 

JP25 

Serial Bus Config. (P2LED0) 

Pins 2-3 closed 

JP21 

Serial Bus Config. (P2LED1) 

Pins 1-2 closed 

3.

 

Connect the computer’s USB port to the KSZ8873MLL/FLL/RLL board with a 

Summary of Contents for KSZ8873FLL

Page 1: ... by Micrel for its use Micrel reserves the right to change circuitry and specifications at any time without notification to the customer Micrel Products are not designed or authorized for use as components in life support appliances devices or systems where malfunction of a product can reasonably be expected to result in personal injury Life support devices or systems are devices or systems that a...

Page 2: ...73MLL FLL RLL Evaluation Board User s Guide Micrel Inc January 11 2011 Confidential Rev 1 1 2 10 Revision History Revision Date Summary of Changes 1 0 06 30 09 Initial Release 1 1 01 11 11 Update description ...

Page 3: ...3 SPI Slave Mode 8 4 4 10 100 Ethernet PHY Ports KSZ8873MLL RLL 9 4 5 100FX Fiber Port KSZ8873FLL 9 4 6 LED Indicators 9 4 7 MII Port Configuration KSZ8873MLL FLL 9 4 8 RMII Port Configuration KSZ8873RLL 10 5 0 Reference Documents 10 List of Tables Table 1 Feature Setting Jumpers 6 Table 2 Reserved Jumpers 7 Table 3 EEPROM Mode Settings 8 Table 4 SPI Slave Mode Settings 8 Table 5 LED Modes 9 Table...

Page 4: ...on Magnetics KSZ8873MLL RLL Auto MDI MDI X on the PHY port 1 PHY Mode and 1 MAC Mode MII Connectors for the Switch RMII MII Interface 2 100Base FX fiber interface KSZ8873FLL 1 USB port to emulate an MIIM EEPROM SPI Interface On board EEPROM 2 LEDs per port to Indicate the Status and Activity of the RJ45 port 1 power jack for 5VDC Universal Power Supply 3 0 Evaluation Kit Contents The KSZ8873MLL FL...

Page 5: ...om any 110 Volt AC wall or bench socket Before to start to use the evaluation board make sure the power connectors JP403 JP404 JP405 and JP31 are connected and close pin 1 2 of J14 4 1 Strap In Mode Strap in configuration mode is the quickest and easiest way to get started In this mode the KSZ8873MLL FLL RLL acts as a standalone 3 port switch Simply set the board s configuration jumpers to the des...

Page 6: ...F feature of FX Pins 5 6 closed Force port 1 TX mode For KSZ8873MLL RLL close 5 6 since this device doesn t support FX mode For KSZ8873FLL open JP77 JP2 PWRDN Normal Operation KSZ8873MLL FLL RLL Chip Power Down JP101 P1FFC Pull Down Disable Pull Up default Enable JP102 P1DPX Pull Down Half Duplex Pull Up default Full Duplex JP103 P1SPD Pull Down 10BT Pull Up default 100BT JP104 P1ANEN Pull Down Di...

Page 7: ...aster EEPROM Mode The evaluation board has an EEPROM to allow the user to explore more extensive capabilities of the KSZ8873MLL FLL RLL The user can conveniently program the EEPROM on board using the USB port from any computer with a WIN 2000 XP environment and the Micrel provided software This makes it easy for the user to evaluate features like broadcast storm protection and rate control To prep...

Page 8: ...accessing all of the KSZ8873MLL FLL RLL features and registers The user can easily access the SPI interface using a computer connected to the evaluation board s USB port interface Micrel provides a Windows 2000 XP based program for the user to evaluate the KSZ8873MLL FLL RLL s full feature set In addition to all the registers available via EEPROM programming a host CPU connected to the KSZ8873MLL ...

Page 9: ...ver and fiber cable The fiber signal threshold can be set by register 192 bit 6 Port1 and bit 7 Port2 If the bits are 1 the threshold will be set to 2 0V Otherwise it is 1 25V The resister R76 also need to be adjusted if the FXSD signal value from the fiber module doesn t meet the fiber signal threshold spec 4 6 LED Indicators There is one column of LED indicator for one column for port 2 The LED ...

Page 10: ...873RLL or by the link partner When pin 1 2 of JP28 is closed the reference clock will be output from REFCLKO on KSZ8873RLL Register 198 bit 3 is used to select internal or external reference clock for the KSZ8873RLL RMII interface If pin 2 3 of JP28 is closed the REFCLKO disable Table 7 RMII Clock Setting 5 0 Reference Documents KSZ8873MLL FLL RLL Datasheet Rev 1 1 Contact Micrel for latest Datash...

Reviews:

No comments