3-3
Copyright © 2017 - 2019 LG Electronics Inc. All rights reserved.
Only for training and service purposes.
DSP
MA
IN
/A
MP PC
B
Mico
m
27 M
H
z
MTK
_
R
S
T/TX/R
X
DDR3
DCDCs
P
_
CT
RL
Opti
cal
I
n
Wi
rel
e
ss
Module
1
,
2
Se
ri
a
l
Fl
ash
Se
ri
a
l
Fl
ash
SPI
WL
_M
UT
/R
S
T
/I
NT
/M
S
G
_RDY
/I
2C
SPI
US
B
(P
la
yb
ack)
HDM
I I
N
HDM
I OUT
B
T
_
SPD
IF
KE
Y
FL 40
W
AMP
TL 20
W
PW
M_
R
S
T
MU
TE
I2
C
_
D
A
T
I2
C
_
C
L
K
M
_
BCK/
L
R
CK/
D
AT
A0,
1
,2
FR
P,N
/
TWR
P,
N
P
W
M
_
DAT
A
2/
L
RCK/
B
CK
Pot
a
ble
in
A
n
a
log_
L
/R
ADC
PTB
_
D
E
T
PWM IC
AMP
FL 40
W
LPF
TL 20
W
FL P,N
/
TWL
P
,N
Key
PCB
S
e
ri
al
Fl
ash
SPI
Adapter
25 V
Wi
rel
e
ss
Acti
ve Wo
o
fer
200 W
Rear S
P
K
120 W
Front PCB
Dot LED
(5ea)
IR-
R
eceiver
BT
_UART
SPD
IF
US
B1+/
-
TMD
S
/H
PD
/I2
C
/A
R
C
/C
EC
T
M
DS
/R
X
_
HP
D/
I2
C
/PW
R
5
V
/C
EC
B
T
_
R
ESET/STA
N
B
Y
EMER
G
E
N
C
Y/W
A
K
E
I2
C/
HP
D/
CE
C/
E
D
ID
_S
W
BLOCK DIAGRAMS
1. SYSTEM BLOCK DIAGRAM