3-21
3-22
3. SYSTEM CIRCUIT DIAGRAM
DSP RESET Signal
13.3MHz SDRAM clock
SDRAM Logo picture will not display
Clock generation
MPEG IC
• Initial function
• Video output
•Aduio output
Main command data and clock
Level shift IC initial
function will be abnormal
Flash Memory servo
program download
µ
-com program
download connector
Main Reset signal
from front
µ
-com
1.8V Regulator
Main data
interface
DV7732NS's STM MODEL
Summary of Contents for DV7511E6S
Page 33: ...3 31 3 32 PRINTED CIRCUIT DIAGRAMS 1 MAIN P C BOARD LOCATION GUIDE ...
Page 41: ......
Page 43: ......
Page 57: ......