- 12 -
Copyright ©
LG Electronics Inc. All rights reserved.
Only training and service purposes.
BLOCK DIAGRAM
M
1
6
PP
U
S
B
2_
0
U
S
B
2_
1
U
S
B
1 (
2.
0)
O
C
P
U
S
B
1 (
2.
0)
O
C
P
H
DM
I3
H
DM
I 2
.0
H
DM
I
S
wi
tc
h
H
DM
I2
H
DM
I 2
.0
H
DM
I1
H
DM
I 2
.0
P
H
Y
0_
R
X
0N
P
H
Y
1_
R
X
0N
P
H
Y
0_
A
R
C
OU
T
P
H
Y
2_
R
X
0N
P
H
Y
3_
R
X
0N
LA
N
M
II
A
U
D
A
_
OU
T
L
/R_
C
H
1
A
U
D
IO
O
U
T
O
P AM
P
SU
B
A
SSY
IR
/
L
igh
t S
e
n
s
or
/KE
Y
W
IF
I/
B
T
C
o
m
b
o
U
S
B
2_
2
M
ICO
M
(TI
)
I2C
I2C
Tem
p S
en
so
r
I2C
I2C
R
TC
EEPR
O
M
32K
b
IR
/K
Ey
1
Audi
o
AM
P
10W
x2EA
I2C
I2S
Ey
E_
SD
A/
SC
L
eMMC
LC
D
M
od
ul
e
4G
b(DDR
3)
×
2
4G
b(DDR
4)
×
2
:
16G
b
(2G
B)
Vb
y
1
8G
B
3,
840
x
2,
160
60P
RS
-232C
IN
RS
-232C
OU
T
R
1IN
RO
UT
1
DO
UT
1
DI
N1
R
2IN
DO
UT
2
DI
N2
RO
UT
2
M1
M4
M4
M1
M
UX
U
A
R
T_
TX
U
A
RT
_
RX
M
IC
O
M
Summary of Contents for 50UL3G
Page 54: ......