4. Tuner Block Diagram
MTK A2
TDSQ-
G501D
[RESET] 2
AG24 [ADIN6_SRV]
AF19[OPCTRL1]
AJ19 [OPCTRL0]
[SLC] 3
[SDA] 4
[+3.3V_TUNER] 5
[+.1.8V_TUNER] 7
[T/C_DIF[P]] 10
[T/C_DIF[N]] 11
[ERROR] 16
[SYNC] 17
[VALID] 18
[MCLK] 19
[D0-7] 20-27
[+1.23V_S2_DEMOD] 30
[S2_RESET] 31
[+3.3V_S2_DEMOD] 32
[S2_F22_OUTPUT] 33
[LNB] 36
[S2_SCL] 34
[S2_SDA] 35
AM27 [ADCINP_DEMOD]
AN27 [ADCINN_DEMOD]
/TU_RESET1
IC2_SCL6
IC2_SDA6
+1.8_TU
+3.3V_TU
IF_P
IF_N
IF_AGC
ADCINP_DEMOD
ADCINN_DEMOD
33
Ω
33
Ω
Attenuator
Copyright © 2013 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
Summary of Contents for 47LA62 Series
Page 45: ......