CrossLink LIF-MD6000 Master Link Board - Revision C
Evaluation Board User Guide
© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02018-1.0
9
LIF-MD6000
CSFBGA81 (U8)
Rx Connector 1
Rx Connector 2
D-PHY I/F/
CMOS
D-PHY Rx/
LVDS/CMOS
D-PHY Rx/
LVDS/CMOS
Tx Connector 2
Tx Connector 1
D-PHY I/F/
CMOS
Figure 3.2. Bridging Block
3.2.
I
2
C Expander
shows the block diagram of the I
2
C expander. The LCMXO3LF-1200E device is used as an I
2
C expander and it
supports a single master and multiple slave devices connected to the board. The master I
2
C interface is connected to
the Tx header and the slave device I
2
C interface is connected to the Rx connectors supporting any slave device access
from the master based on the slave address.
LCMXO3LF-1200E-
MG121 (U19)
Rx Connector 1
Rx Connector 2
LIF-MD6000
CSFBGA81 (U8)
Tx
H
e
a
d
e
r
I
2
C
2 X I
2
C
2 X I
2
C
Figure 3.3. I
2
C Expander Block
